

# RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan  
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RX*-A0245A/E	Rev.	1.00
Title	Errata to the RX23W Group User's Manual: Hardware Rev.1.00		Information Category	Technical Notification		
Applicable Product	RX23W Group	Lot No.	Reference Document	RX23W Group User's Manual: Hardware Rev.1.00 (R01UH0823EJ0100)		
		All				

This document describes corrections to the RX23W Group User's Manual: Hardware Rev.1.00.

## • Page 1659 of 1823

Descriptions related to the parallel programmer in Table 50.1, Flash Memory Specifications are deleted as follows.

### Before correction

**Table 50.1 Flash Memory Specifications**

Item	Description
(Omitted)	
Off-board programming	The user area and data area are rewritable using a flash programmer (serial programmer or parallel programmer) compatible with this MCU.
ID code protection	<ul style="list-style-type: none"> <li>• Connection with the serial programmer can be enabled or disabled using ID codes in boot mode.</li> <li>• Connection with the on-chip debugging emulator can be enabled or disabled using ID codes.</li> <li>• Connection with the parallel programmer can be enabled or disabled using ROM codes.</li> </ul>
(Omitted)	

### After correction

**Table 50.1 Flash Memory Specifications**

Item	Description
(Omitted)	
Off-board programming	The user area and data area are rewritable using a flash programmer compatible with this MCU.
ID code protection	<ul style="list-style-type: none"> <li>• Connection with the serial programmer can be enabled or disabled using ID codes in boot mode.</li> <li>• Connection with the on-chip debugging emulator can be enabled or disabled using ID codes.</li> </ul>
(Omitted)	

## • Page 1710 of 1823

The entire section 50.9.2, ROM Code Protection is deleted.

•Page 1769 of 1823

4 MHz and 12 MHz are added to the USBPLL input frequency in Table 51.24, Clock Timing as follows.

Before correction

**Table 51.24 Clock Timing**

Conditions:  $1.8\text{ V} \leq \text{VCC} = \text{VCC\_USB} = \text{AVCC0} = \text{VCC\_RF} = \text{AVCC\_RF} \leq 3.6\text{ V}$ ,  $\text{VSS} = \text{AVSS0} = \text{VSS\_USB} = \text{VSS\_RF} = 0\text{ V}$ ,  
 $T_a = -40\text{ to }+85^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test conditions
(Omitted)						
USBPLL input frequency*5	$f_{\text{PLLIN}}$	—	6, 8*6	—	MHz	
USBPLL circuit oscillation frequency*5	$f_{\text{PLL}}$		48*6		MHz	
(Omitted)						

(Omitted)

Note 6. The input frequency can be set to 6 or 8 MHz and the oscillation frequency can be set to 48 MHz only.

(Omitted)

After correction

**Table 51.24 Clock Timing**

Conditions:  $1.8\text{ V} \leq \text{VCC} = \text{VCC\_USB} = \text{AVCC0} = \text{VCC\_RF} = \text{AVCC\_RF} \leq 3.6\text{ V}$ ,  $\text{VSS} = \text{AVSS0} = \text{VSS\_USB} = \text{VSS\_RF} = 0\text{ V}$ ,  
 $T_a = -40\text{ to }+85^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test conditions
(Omitted)						
USBPLL input frequency*5	$f_{\text{PLLIN}}$	—	4, 6, 8, 12	—	MHz	
USBPLL circuit oscillation frequency*5	$f_{\text{PLL}}$		48*6		MHz	
(Omitted)						

(Omitted)

Note 6. The oscillation frequency can be set to 48 MHz only.

(Omitted)