

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

# RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan  
Renesas Technology Corp.

Product Category	MPU/MCU		Document No.	TN-SH7-A718A/E	Rev.	1.00
Title	Errata of guideline in SH7619 Ethernet Physical Layer		Information Category	Technical Notification		
Applicable Product	All series of SH7619 [R4S7619(0/1)(B/N/D/W)125BG(V)]	Lot No.	Reference Document	SH7619 Group Hardware Manual Rev5.0 (REJ09B0237-0500)		
		All lots				

We would like to inform valued customers of the in using SH7619 Group as follows.

-Note-

There are several errata to SH7619 group hardware manual, regarding to Ethernet physical layer transceiver (PHY). Please refer following details.

No.	Hardware manual rev.6.0	Term	Item	Current description	Correction
1	Page 663	Figure 22.11 Example of Connection with a Pulse Transformer (RJ45)	R4,R5	82ohm	Please set the terminating resistance as 50ohm, summing up with both side of the magnetic.(even if the magnetic is in the RJ45 connector)
2	Page 719	Table 25.7 Clock Timing	CK_PHY clock input frequency	25-100ppm to 25+100ppm	(No modification about the value. Adding following notices.) * Error margin means Frequency tolerance.(Reference value) * Recommending under 100ps of peak to peak jitter.
3	"	"	CK_PHY clock input cycle time	39.996 to 40.004ns	(Deleted.)

- END -