## RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

| Product <br> Category | System LSI | Document <br> No. | TN-ECL-A004A/E | Rev. | 1.00 |
| :---: | :--- | :--- | :--- | :--- | :--- |
| Title | EC-1 User's Manual: Hardware <br> Correction for description regarding Receive Buffer, <br> Receive FIFO Buffer, Transmit/Receive FIFO Buffer <br> and Transmit Queue of RSCAN | Information <br> Category | Technical Notification |  |  |

Incorrect description regarding Receive Buffer, Receive FIFO Buffer, Transmit/Receive FIFO Buffer and Transmit Queue of RSCAN has been found.

When incorrect description of User's manual is used, there is a possibility CAN communication is not performed correctly, such as receiving data and/or sending data are incorrect and interrupt is not generated.

Please use RSCAN function with correct setting as shown below.

- Correction:

| No. | Page | Current description | Correct description |
| :---: | :---: | :---: | :---: |
| 1 | 955 | 27.2.15 Reception Rule Pointer 0 Registers (RSCANOGAFLPOj) ( $=0$ to 15) <br> GAFLRMDP[6:0] Bits (Receive Buffer Number Select) <br> These bits are used to select the number of the receive buffer that stores received messages that have passed through the filter when the GAFLRMV bit is set to 1 . Set these bits to a value smaller than the value set by the NRXMB[7:0] bits in the RSCANORMNB register. | 27.2.15 Reception Rule Pointer 0 Registers (RSCANOGAFLPOj) ( $=0$ to 15) <br> GAFLRMDP[6:0] Bits (Receive Buffer Number Select) <br> These bits are used to select the number of the receive buffer that stores received messages that have passed through the filter when the GAFLRMV bit is set to 1 . Set the value (number) for these bits to which would satisfies the following. $16 \leqq$ GAFLRMDP[6:0]<(16 + (the value of NRXMB[7:0] bits of RSCANORMNB register)) |
| 2 | 964 | 27.2.23 Receive FIFO Buffer Configuration and Control Registers (RSCANORFCCx)( $\mathrm{x}=0$ to 7 ) <br> [b10 to b8] RFDC[2:0] Receive FIFO Buffer Depth Configuration <br> b10 b9 b8 <br> 00 0: 0 messages <br> 00 1: 4 messages <br> 01 0: 8 messages <br> 01 1: 16 messages <br> 10 0: 32 messages <br> 10 1: 48 messages <br> 11 0: 64 messages <br> 11 1: 128 messages | 27.2.23 Receive FIFO Buffer Configuration and Control Registers (RSCANORFCCx)( $\mathrm{x}=0$ to 7 ) <br> [b10 to b8] RFDC[2:0] Receive FIFO Buffer Depth Configuration <br> b10 b9 b8 <br> 00 0: 0 messages <br> 00 1: 4 messages <br> 01 0: 8 messages <br> 01 1: 16 messages <br> 10 0: 32 messages <br> 10 1: 48 messages <br> 110 : 64 messages <br> 11 1: Setting prohibited |


| 3 | 973 | 27.2.30 Transmit/Receive FIFO Buffer Configuration and Control Registers $k$ (RSCANOCFCCk) ( $\mathrm{k}=3$ to 5 ) <br> [b10 to b8] CFDC[2:0] Transmit/Receive FIFO Buffer Depth Configuration <br> b10 b9 b8 <br> 000 : 0 messages <br> 00 1: 4 messages <br> 010 : 8 messages <br> 0 11: 16 messages <br> 100:32 messages <br> 10 1: 48 messages <br> 110 : 64 messages <br> 111:128 messages |  |  | 27.2.30 Transmit/Receive FIFO Buffer Configuration and Control Registers k (RSCANOCFCCk) ( $\mathrm{k}=3$ to 5 ) <br> [b10 to b8] CFDC[2:0] Transmit/Receive FIFO Buffer Depth Configuration <br> b10 b9 b8 <br> 000 : 0 messages <br> 00 1: 4 messages <br> 010 0: 8 messages <br> 01 1: 16 messages <br> 100:32 messages <br> 10 1: 48 messages <br> 110 : 64 messages <br> 111 : Setting prohibited |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | $\begin{gathered} 997 \\ \text { to } \\ 1001 \end{gathered}$ | $\begin{aligned} & 27.2 .45 \text { to } 27.2 .49 \\ & \text { Table } 27.5 \text { to Table } 27.9 \end{aligned}$ |  |  | $\begin{aligned} & \text { 27.2.45 to } 27.2 .49 \\ & \text { Table } 27.5 \text { to Table } 27.9 \end{aligned}$ |  |  |
|  |  | Bit $\quad$ Cha |  | Transmit Buffer Number | Bit Ch | annel | Transmit Buffer Number |
|  |  | 16 1 |  | 0 | 16 |  | 16 |
|  |  |  |  |  |  |  |  |
|  |  | $30-1$ |  | 14 | 30 |  | 30 |
|  |  | 31 1 |  | 15 | 31 1 |  | 31 |
| 5 | 1007 | 27.2.54 Transmit Queue Configuration and Control Register (RSCANOTXQCC1) <br> TXQDC[3:0] Bits (Transmit Queue Depth Configuration) Table 27.10 |  |  | 27.2.54 Transmit Queue Configuration and Control Register (RSCANOTXQCC1) <br> TXQDC[3:0] Bits (Transmit Queue Depth Configuration) Table 27.10 |  |  |
|  |  | $\begin{array}{\|l\|} \hline \text { Settings of } \\ \text { TXQDC[3:0] } \\ \text { Bits } \\ \hline \end{array}$ |  | it Buffers p Allocated to the it Queue ( $p=16$ to 31 ) Channel 1 | $\begin{array}{\|l\|} \hline \text { Settings } \\ \text { TXQDC[3:0] } \\ \text { Bits } \\ \hline \end{array}$ | Transmit Buffers p Allocated to the Transmit Queue ( $p=16$ to 31 ) <br> Channel 1 |  |
|  |  | 0000b |  | Transmit buffer 16 | 0000b |  | etting prohibited |
|  |  | 0001b |  | Transmit buffer 17 | 0001b |  | etting Prohibited |
|  |  | 0010b |  | Transmit buffer 18 | 0010b |  | mit buffer 31 to 29 |
|  |  | 0011b |  | Transmit buffer 19 | 0011b |  | mit buffer 31 to 28 |
|  |  | 0100b |  | Transmit buffer 20 | 0100b |  | mit buffer 31 to 27 |
|  |  | 0101b |  | Transmit buffer 21 | 0101b |  | mit buffer 31 to 26 |
|  |  | 0110b |  | Transmit buffer 22 | 0110b |  | mit buffer 31 to 25 |
|  |  | 0111b |  | Transmit buffer 23 | 0111b |  | mit buffer 31 to 24 |
|  |  | 1000b |  | Transmit buffer 24 | 1000b |  | mit buffer 31 to 23 |
|  |  | 1001b |  | Transmit buffer 25 | 1001b |  | mit buffer 31 to 22 |
|  |  | 1010b |  | Transmit buffer 26 | 1010b |  | mit buffer 31 to 21 |
|  |  | 1011b |  | Transmit buffer 27 | 1011b |  | mit buffer 31 to 20 |
|  |  | 1100b |  | Transmit buffer 28 | 1100b |  | mit buffer 31 to 19 |
|  |  | 1101b |  | Transmit buffer 29 | 1101b |  | mit buffer 31 to 18 |
|  |  | 1110b |  | Transmit buffer 30 | 1110b |  | mit buffer 31 to 17 |
|  |  | 1111b |  | Transmit buffer 31 | 1111b |  | mit buffer 31 to 16 |
| 6 | 1036 | 27.5 Reception Function <br> - Reception by receive buffers: Receive buffers from 0 to 31 can be used. Since messages stored in receive buffers are overwritten at each reception, the latest receive data can always be read. |  |  | 27.5 Reception Function <br> - Reception by receive buffers: Receive buffers from 16 to 31 can be used. Since messages stored in receive buffers are overwritten at each reception, the latest receive data can always be read. |  |  |
| 7 | 1040 | 27.6 Transmission Functions <br> - Transmission using transmit/receive FIFO buffers (transmit mode): <br> Channel 1 has three FIFO buffers. Up to 128 messages can be contained in a single FIFO buffer. Each FIFO buffer is used with a link to a transmit buffer. Only the message to be transmitted next in a FIFO buffer becomes the target of transmit priority determination. Messages are transmitted sequentially on a first-in, first-out basis. |  |  | 27.6 Transmission Functions <br> - Transmission using transmit/receive FIFO buffers (transmit mode): <br> Channel 1 has three FIFO buffers. Up to 64 messages can be contained in a single FIFO buffer. Each FIFO buffer is used with a link to a transmit buffer. Only the message to be transmitted next in a FIFO buffer becomes the target of transmit priority determination. Messages are transmitted sequentially on a first-in, first-out basis. |  |  |



