Date: Aug. 1, 2013

RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-SH7-A868A/E	Rev.	1.00	
Title	Description Omitted from the Hardware Manu Regarding the Condition for Clearing the TEN TDRE Bit, and RDRF Bit in the SSU Module	Information Category	Technical Notification			
		Lot No.		SH7080 Group User's Manual: Hardware (R01UH0198EJ0500) SH7137 Group Hardware Manual (REJ09B0402-0300)		
Applicable Product	SH7080 Series SH7137 Series	All lots	Reference Document			

In the description of the condition for clearing the TEND bit, TDRE bit, and RDRF bit in the SSU module of the above products, a statement of the need to set the FCLRM bit was unfortunately omitted. Therefore, we will be amending the descriptions and give the case of that for the SH7137 Series as a representative example below.

[Contents]

15.3.5 SS Status Register (SSSR)

Erroneous:

Bit	Bit Name	Initial Value	R/W	Description	
3	TEND	0	R/W	Transmit End [Setting conditions] • When the last bit of transmit data is transmitted while the TENDSTS bit in SSCR2 is cleared to 0 and the TDRE bit is set to 1 • After the last bit of transmit data is transmitted while the TENDSTS bit in SSCR2 is set to 1 and the TDRE bit is set to 1 [Clearing conditions] • When writing 0 after reading TEND = 1 • When writing data to SSTDR	
2	TDRE	1	R/W	Transmit Data Empty Indicates whether or not SSTDR contains transmit data. [Setting conditions] • When the TE bit in SSER is 0 • When data is transferred from SSTDR to SSTRSR and SSTDR is ready to be written to. [Clearing conditions] • When writing 0 after reading TDRE = 1 • When writing data to SSTDR with TE = 1 • When the DTC is activated by an SSTXI interrupt and transmit data is written to SSTDR while the DISEL bit in MRB of the DTC is 0 (except when DTC transfer counter value is H'0000)	
1	RDRF	0	R/W	Receive Data Register Full Indicates whether or not SSRDR contains receive data. [Setting condition] • When receive data is transferred from SSTRSR to SSRDR after success serial data reception [Clearing conditions] • When writing 0 after reading RDRF = 1 • When reading receive data from SSRDR • When the DTC is activated by an SSRXI interrupt and receive data is reinto SSRDR while the DISEL bit in MRB of the DTC is 0 (except when D transfer counter value is H'0000)	

Corrected:

	Bit	Initial		
Bit	Name	Value	R/W	Description
3	TEND	0	R/W	Transmit End [Setting conditions] • When the last bit of transmit data is transmitted while the TENDSTS bit in SSCR2 is cleared to 0 and the TDRE bit is set to 1 • After the last bit of transmit data is transmitted while the TENDSTS bit in SSCR2 is set to 1 and the TDRE bit is set to 1 [Clearing conditions] • When writing 0 after reading TEND = 1 • When writing data to SSTDR with FCLRM =1 • When the DTC is activated by an SSTXI interrupt and transmit data is written to SSTDR while the DISEL bit in MRB of the DTC is 0 (except when DTC transfer counter value is H'0000)*1
2	TDRE	1	R/W	Transmit Data Empty Indicates whether or not SSTDR contains transmit data. [Setting conditions] • When the TE bit in SSER is 0 • When data is transferred from SSTDR to SSTRSR and SSTDR is ready to be written to. [Clearing conditions] • When writing 0 after reading TDRE = 1 • When writing data to SSTDR with TE = 1 and FCLRM = 1 • When the DTC is activated by an SSTXI interrupt and transmit data is written to SSTDR while the DISEL bit in MRB of the DTC is 0 (except when DTC transfer counter value is H'0000)*1
1	RDRF	0	R/W	Receive Data Register Full Indicates whether or not SSRDR contains receive data. [Setting condition] • When receive data is transferred from SSTRSR to SSRDR after successful serial data reception [Clearing conditions] • When writing 0 after reading RDRF = 1 • When reading receive data from SSRDR with FCLRM =1 • When the DTC is activated by an SSRXI interrupt and receive data is read into SSRDR while the DISEL bit in MRB of the DTC is 0 (except when DTC transfer counter value is H'0000)*

Note: *1 Clearing the FCLRM bit to 0 enables transfer by the DTC.

15.4.5 SSU Mode

Erroneous:




Figure 15.4 Example of Initial Settings in SSU Mode

Corrected:




Figure 15.4 Example of Initial Settings in SSU Mode

15.4.7 Clock Synchronous Communication Mode

Erroneous:




Figure 15.12 Example of Initial Settings in Clock Synchronous Communication Mode

Corrected:




Figure 15.12 Example of Initial Settings in Clock Synchronous Communication Mode