# **RENESAS TECHNICAL UPDATE**

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RL*-A0117A/E	Rev.	1.00	
Title	Correction for Incorrect Description Notice R Descriptions in the User's Manual: Hardware Changed	L78/G1A Rev. 2.21	Information Category	Technical Notification			
		Lot No.					
Applicable Product	RL78/G1A Group	All lots	Reference Document	RL78/G1A User's Manual: Hardware Rev. 2.21 R01UH0305EJ0211 (Dec. 2020)			

This document describes misstatements found in the RL78/G1A User's Manual: Hardware Rev. 2.21 (R01UH0305EJ0211).

**Corrections** 

Applicable Item	Applicable Page	Contents
7.3.4 Real-time clock control register 1 (RTCC1)	Page 301	Incorrect descriptions revised
Figure 7-21. Procedure for Reading Real-time Clock	Page 313	Incorrect descriptions revised
Figure 7-22. Procedure for Writing Real-time Clock	Page 314	Incorrect descriptions revised
29.3.2 Supply current characteristics	Page 860 to Page 863	Incorrect descriptions revised
30.3.2 Supply current characteristics	Page 916 to Page 919	Incorrect descriptions revised

Document Improvement

The above corrections will be made for the next revision of the User's Manual: Hardware.



Corrections in the User's Manual: Hardware

No.		Corrections and Applicable Items							
		Document No.	English	R01UH0305EJ0211	document for corrections				
1	7.3.4 F	Real-time clock cont	rol register 1 (RTCC1)	Page 301	Page 3				
2	Figure	7-21. Procedure for	Reading Real-time Clock	Page 313	Page 4				
3	Figure	7-22. Procedure for	Writing Real-time Clock	Page 314	Page 4				
4	29.3.2	Supply current chai	acteristics	Page 860 to Page 863	Page 5 to Page 7				
5	30.3.2	30.3.2 Supply current characteristics Page 916 to Page 919							

Incorrect: Bold with underline; Correct: Gray hatched

## **Revision History**

RL78/G1A Correction for incorrect description notice

Document Number	Issue Date	Description			
TN-RL*-A0117A/E	Jan. 20, 2023	First edition issued			
		Corrections No.1 to No.5 revised (this document)			



## 1. 7.3.4 Real-time clock control register 1 (RTCC1) (Page 301)

Incorrect:

Figure 7-5. Format of Real-time Clock Control Register 1 (RTCC1) (2/2)

RWST	Wait status flag of real-time clock
0	Counter is operating.
1	Mode to read or write counter value
	indicates whether the setting of the RWAIT bit is valid. or writing the counter value, confirm that the value of this flag is 1.

RWAIT	Wait control of real-time clock										
0	0 Sets counter operation.										
1	Stops SEC to YEAR counters. Mode to read or write counter value										
Be sure to write As the internal back to 0. When RWAIT :	s the operation of the counter. e "1" to it to read or write the counter value. counter (16-bit) is continuing to run, complete reading or writing within one second and turn = 1, it takes up to one cycle of fRTC until the counter value can be read or written (RWST = n the internal counter (16-bit) overflowed while RWAIT = 1, it keeps the event of overflow until en counts up.										
However, when it wrote a value to second count register, it will not keep the overflow event.											

Date: Jan. 20, 2023

Correct:

Figure 7-5. Format of Real-time Clock Control Register 1 (RTCC1) (2/2)

RWST	Wait status flag of real-time clock						
0	Counter is operating.						
1 Mode to read or write counter value							
This status flag indicates whether the setting of the RWAIT bit is valid.							

Before reading or writing the counter value, confirm that the value of this flag is 1.

0     Sets counter operation.       1     Stops SEC to YEAR counters. Mode to read or write counter value       This bit controls the operation of the counter.										
This bit controls the operation of the counter.										
Be sure to write "1" to it to read or write the counter value.										
As the internal counter (16-bit) is continuing to run, complete reading or writing within one second and turn										
back to 0. When reading or writing to the counter is required while generation of the alarm interrupt is enabled, first										
set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second).										

Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.

When RWAIT = 1, it takes up to one cycle of  $f_{RTC}$  until the counter value can be read or written (RWST = 1).<sup>Notes 1, 2</sup> When the internal counter (16-bit) overflowed while RWAIT = 1, it keeps the event of overflow until RWAIT = 0, then counts up.

However, when it wrote a value to second count register, it will not keep the overflow event.



## 2. Figure 7-21. Procedure for Reading Real-time Clock (Page 313)

## Incorrect:

Note Be sure to confirm that RWST = 0 before setting STOP mode.

Caution Complete the series of process of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1

### second.

Remark The second count register (SEC), minute count register (MIN), hour count register (HOUR), week count register (WEEK), day count register (DAY), month count register (MONTH), and year count register (YEAR) may be read in any sequence.

All the registers do not have to read and only some registers may be read.

## 3. Figure 7-22. Procedure for Writing Real-time Clock (Page 314)

## Incorrect:

Note Be sure to confirm that RWST = 0 before setting STOP mode.

- Cautions 1. Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.
  - 2. When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR register while the counter operates (RTCE = 1), rewrite the values of the MIN register after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG and RTCIF flags after rewriting the MIN register.
- Remark The second count register (SEC), minute count register (MIN), hour count register (HOUR), week count register (WEEK), day count register (DAY), month count register (MONTH), and year count register (YEAR) may be written in any sequence.

All the registers do not have to be set and only some registers may be written.

Date: Jan. 20, 2023

## Correct:

Note Be sure to confirm that RWST = 0 before setting STOP mode.

Caution Complete the series of process of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second. When reading to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second). Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.

Remark The second count register (SEC), minute count register (MIN), hour count register (HOUR), week count register (WEEK), day count register (DAY), month count register (MONTH), and year count register (YEAR) may be read in any sequence. All the registers do not have to read and only some registers may be read.

## Correct:

**Note** Be sure to confirm that RWST = 0 before setting STOP mode.

- Cautions 1. Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second. When writing to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second). Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.
  - 2. When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR register while the counter operates (RTCE = 1), rewrite the values of the MIN register after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG and RTCIF flags after rewriting the MIN register.
- Remark The second count register (SEC), minute count register (MIN), hour count register (HOUR), week count register (WEEK), day count register (DAY), month count register (MONTH), and year count register (YEAR) may be written in any sequence. All the registers do not have to be set and only some registers may be written.



## 4. 29.3.2 Supply current characteristics (Page 860 to Page 863)

Incorrect:

#### 29.3.2 Supply current characteristics

#### (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 $\leq$ VDD $\leq$ 3.6 V, Vss = EVsso = 0 V)

(1/3)

Supply current <sup>Note 1</sup> Ion         Operating mode         HS (high-speed main) mode <sup>Note 5</sup> fH = 32 MHz <sup>Note 3</sup> Basic operation         Vop = 3.0 V         2.1           Normal operation         Vop = 3.0 V         4.6         7.0	Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
		IDD1		f <sub>IH</sub> = 32 MHz <sup>Note 3</sup>	V <sub>DD</sub> = 3.0 V		2.1		mA
					V <sub>DD</sub> = 3.0 V		4.6	7.0	mA

		f <sub>SUB</sub> = 32.768 kHz <sup>Note 4</sup> T <sub>A</sub> = +85°C	Normal operation	Square wave input	4.8	7.7	μA
				Resonator connection	4.9	7.8	

- Notes 1. Total current flowing into V<sub>DD</sub> and EV<sub>DDD</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DDD</sub> or V<sub>SS</sub>, EV<sub>SSD</sub>. The values below the MAX, column include the peripheral operation current. However, not including the current flowing into the A/D, converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current. flowing data flash rewrite.
  - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 3. When high-speed system clock and subsystem clock are stopped.
  - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low power consumption oscillation (AMPHS1 = 1). Not including the current flowing into the RTC. 12- bit interval timer, and watchdog timer.
  - Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

 HS (high-speed main) mode:
 V00.=2.7.V to 3.6.V@1 MHz to 32 MHz

 V00.=2.4.V to 3.6.V@1 MHz to 32 MHz

 LS (low-speed main) mode:

 LV (low-voltage main) mode:

 V00.=16.V to 3.6.V@1 MHz to 4 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fn: High-speed on-chip oscillator clock frequency
  - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 4. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

Date: Jan. 20, 2023

#### Correct:

#### 29.3.2 Supply current characteristics

#### (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 $\leq$ VDD $\leq$ 3.6 V, Vss = EVsso = 0 V)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply current <sup>Note 1</sup>	IDD1	Operating mode	HS (high-speed main) mode <sup>Note 5</sup>	f⊪ = 32 MHz <sup>Note 3</sup>	Basic operation	V <sub>DD</sub> = 3.0 V		2.1		mA
					Normal operation	V <sub>DD</sub> = 3.0 V		4.6	7.0	mA

		f <sub>SUB</sub> = 32.768 kHz <sup>Note 4</sup> T <sub>A</sub> = +85°C	Normal operation	Square wave input	4.8	7.7	μA
				Resonator connection	4.9	7.8	

Notes 1. Total current flowing into V<sub>DD</sub> and EV<sub>DD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub> or V<sub>SS</sub>, EV<sub>SS0</sub>. The following points apply in the HS (high-speed main), LS (low-speed main), and LV (low-voltage main) modes.

The currents in the "TYP." column do not include the operating currents of the peripheral modules.
The currents in the "MAX." column include the operating currents of the peripheral modules, except

for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

- 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- 3. When high-speed system clock and subsystem clock are stopped.
- When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low power consumption oscillation (AMPHS1 = 1).
- 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$ @1 MHz to 32 MHz

	2.4 V ≤ V <sub>DD</sub> ≤ 3.6 V@1 MHz to 16 MHz
LS (low-speed main) mode:	1.8 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V@1 MHz to 8 MHz

- LV (low-voltage main) mode:  $1.6 V \le V_{DD} \le 3.6 V@1 MHz$  to 4 MHz
- **Remarks 1.** fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - **2.**  $f_{\mathbb{H}}$ : High-speed on-chip oscillator clock frequency
  - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 4. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C



(1/3)

#### (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 $\leq$ VDD $\leq$ 3.6 V, Vss = EVsso = 0 V)

(2/3)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit	
Supply	Note 2 IDD2	HALT	HS (high-speed	fiH = 32 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.54	1.63	mA	
current <sup>Note 1</sup>		mode	main) mode <sup>Note 7</sup>	fili = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.44	1.28	mA	
						fi⊢ = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.40	1.00
	Note 6	STOP	T <sub>A</sub> = -40°C				0.16	0.50	μA	
	IDD3	stop mode <sup>Note</sup> 8	$T_A = -40^{\circ}C$ $T_A = +25^{\circ}C$				0.16	0.50	μA	
			$T_{A} = +50^{\circ}C$				0.34	1.10		
			T <sub>A</sub> = +70°C				0.46 1.90			
			T <sub>A</sub> = +85°C				0.75	3.30	30	

Notes 1. Total current flowing into Vop and EVppo, including the input leakage current flowing when the level of the input pin is fixed to Vop, EVppo or Vss, EVsso. The values below the MAX\_column include the peripheral operation current. However, not including the current flowing into the A/D\_ converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current. flowing during data flash rewrite.

- **2.** During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- 4. When high-speed system clock and subsystem clock are stopped.
- When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1
  and setting ultra-low current consumption (AMPHS1 = 1). Including the current flowing into the.
  RTC. However, not including the current flowing into the 12-bit interval timer and watchdog.
  timer...
- 6. When subsystem clock is stopped. Not including the current flowing into the RTC, 12-bit interval. timer, and watchdog timer.
- 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
  - HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}@1 \text{ MHz}$  to 32 MHz

2.4 V ≤ V<sub>DD</sub> ≤ 3.6 V@1 MHz to 16 MHz

- LS (low-speed main) mode:  $1.8 V \le V_{DD} \le 3.6 V@1 MHz$  to 8 MHz
- LV (low-voltage main) mode:  $1.6 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}@1 \text{ MHz}$  to 4 MHz
- Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

## Date: Jan. 20, 2023

#### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = 0 \text{ V})$

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	Note 2 IDD2	HALT	HS (high-speed	f <sub>IH</sub> = 32 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.54	1.63	mA
current <sup>Note 1</sup>		mode	main) mode <sup>Note 7</sup>	f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.44	1.28	mA
				f <sub>IH</sub> = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.40	1.00	mA
		STOP	T <sub>A</sub> = -40°C				0.16	0.50	μA
		mode <sup>Note</sup>	T <sub>A</sub> = +25°C				0.23	0.50	
		•	T <sub>A</sub> = +50°C				0.34	1.10	
			T <sub>A</sub> = +70°C				0.46	1.90	
			T <sub>A</sub> = +85°C				0.75	3.30	

Notes 1. Total current flowing into V<sub>DD</sub> and EV<sub>DD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub> or V<sub>SS</sub>, EV<sub>SS0</sub>. The following points apply in the HS (high-speed main), LS (low-speed main), and LV (low-voltage main) modes.

The currents in the "TYP." column do not include the operating currents of the peripheral modules.
The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down

resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- 4. When high-speed system clock and subsystem clock are stopped.
- When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1).
- 6. When subsystem clock is stopped.
- 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}@1 \text{ MHz}$  to 32 MHz

2.4 V ≤ V<sub>DD</sub> ≤ 3.6 V@1 MHz to 16 MHz

LS (low-speed main) mode:  $1.8 V \le V_{DD} \le 3.6 V@1 MHz$  to 8 MHz

LV (low-voltage main) mode:  $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}@1 \text{ MHz}$  to 4 MHz

 Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.



- Date: Jan. 20, 2023
- Remarks 1. f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fil: High-speed on-chip oscillator clock frequency
  - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T<sub>A</sub> = 25°C
- Remarks 1. f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2.  $f_{H:}$  High-speed on-chip oscillator clock frequency
  - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is  $T_A = 25^{\circ}C$



## 5. 30.3.2 Supply current characteristics (Page 916 to Page 919)

#### Incorrect:

#### 30.3.2 Supply current characteristics

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 $\leq$ VDD $\leq$ 3.6 V, Vss = EVss0 = 0 V)

(1/3)
-------

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply IDD1 Note 1 current	<sup>te 1</sup> Operating mode	5 ( 5 1	fi⊢ = 32 MHz <sup>Note 3</sup>	Basic operation	V <sub>DD</sub> = 3.0 V		2.1		mA	
					Normal operation	V <sub>DD</sub> = 3.0 V		4.6	7.5	mA
				fiH = 24 MHz <sup>Note 3</sup>	Normal operation	V <sub>DD</sub> = 3.0 V		3.7	5.8	mA
				fiH = 16 MHz <sup>Note 3</sup>	Normal operation	V <sub>DD</sub> = 3.0 V		2.7	4.2	mA

	f <sub>SUB</sub> = 32.768 kHz <sup>Note 4</sup> T <sub>A</sub> = +105°C	Normal operation	Square wave input	6.9	19.7	μA
			Resonator connection	7.0	19.8	

- Notes 1. Total current flowing into V<sub>DD</sub> and EV<sub>DDD</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DDD</sub> or V<sub>SS</sub>, EV<sub>SSD</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current. flowing during data flash rewrite.
  - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 3. When high-speed system clock and subsystem clock are stopped.
  - When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low power consumption oscillation (AMPHS1 = 1). Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  - Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: Vm = 2.7. V. to 3.6. V@1 MHz to 32 MHz Vm = 2.4. V. to 3.6. V@1 MHz to 16 MHz

- Remarks 1. f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fil: High-speed on-chip oscillator clock frequency
  - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 4. Except subsystem clock operation, temperature condition of the TYP. value is  $T_A = 25^{\circ}C$


Date: Jan. 20, 2023

#### Correct:

#### 30.3.2 Supply current characteristics

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 $\leq$ VDD $\leq$ 3.6 V, Vss = EVss0 = 0 V)

Parameter	Symbol					MIN.	TYP.	MAX.	Unit	
Supply current	Note 1 IDD1	Operating mode	HS (high-speed main) mode <sup>Note 5</sup>	$f_{IH} = 32 \text{ MHz}^{Note 3}$	Basic operation	V <sub>DD</sub> = 3.0 V		2.1		mA
					Normal operation	V <sub>DD</sub> = 3.0 V		4.6	7.5	mA
				f⊪ = 24 MHz <sup>Note 3</sup>	Normal operation	V <sub>DD</sub> = 3.0 V		3.7	5.8	mA
				f⊪ = 16 MHz <sup>Note 3</sup>	Normal operation	V <sub>DD</sub> = 3.0 V		2.7	4.2	mA



Notes 1. Total current flowing into V<sub>DD</sub> and EV<sub>DD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub> or V<sub>SS</sub>, EV<sub>SS0</sub>. The following points apply in the HS (high-speed main) mode.

The currents in the "TYP." column do not include the operating currents of the peripheral modules.

• The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

- 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- 3. When high-speed system clock and subsystem clock are stopped.
- When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low power consumption oscillation (AMPHS1 = 1).
- 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V  $\leq$  V\_DD  $\leq$  3.6 V@1 MHz to 32 MHz 2.4 V  $\leq$  V\_DD  $\leq$  3.6 V@1 MHz to 16 MHz

- Remarks 1. f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fil: High-speed on-chip oscillator clock frequency
  - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 4. Except subsystem clock operation, temperature condition of the TYP. value is T<sub>A</sub> = 25°C



(1/3)

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = 0 \text{ V})$

046

0.75

2.94

1.90

3.30

15.30

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	Note 2 IDD2	HALT	HS (high-speed	f <sub>IH</sub> = 32 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.54	2.90	mA
current <sup>Note 1</sup>	mode	main) mode <sup>Note 7</sup>	f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.44	2.30	mA	
				f <sub>IH</sub> = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.40	1.70	mA
	Note 6								
	IDD3 STOP	T <sub>A</sub> = -40°C				0.16	0.50	μA	
		mode <sup>Note</sup>	T <sub>A</sub> = +25°C				0.23	0.50	
	8		T <sub>A</sub> = +50°C				0.34	1.10	
	1								

- Notes 1. Total current flowing into V<sub>DD</sub> and EV<sub>DD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub> or V<sub>SS</sub>, EV<sub>SS0</sub>. The values below the MAX\_column include the peripheral operation current...However, not including the current flowing into the A/D\_ converter, LVD circuit, I/Q port, and on-chip pull-up/pull-down resistors and the current. flowing during data flash rewrite.
  - 2. During HALT instruction execution by flash memory.

T₄ = +70°C

T<sub>A</sub> = +85°C

T<sub>A</sub> = +105°C

- 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- 4. When high-speed system clock and subsystem clock are stopped.
- When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1
  and setting ultra-low current consumption (AMPHS1 = 1). Including the current flowing into the.
  RTC. However, not including the current flowing into the 12-bit interval timer and watchdog.
  timer...
- 6. When subsystem clock is stopped. Not including the current flowing into the RTC, 12-bit interval. timer, and watchdog timer.
- Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
  - HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$  to 32 MHz

- Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: High-speed on-chip oscillator clock frequency
  - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is  $T_A = 25^{\circ}C$

#### Date: Jan. 20, 2023

(2/3)

Parameter	Symbol		Conditions				TYP.	MAX.	Unit
Supply	Note 2 IDD2	HALT	HS (high-speed	f <sub>IH</sub> = 32 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.54	2.90	mA
current <sup>Note 1</sup> mode	main) mode <sup>Note 7</sup>	f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.44	2.30	mA		
			f <sub>IH</sub> = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.40	1.70	mA	
	Note 6	STOP	T <sub>A</sub> = -40°C				0.16	0.50	μA

Note 6	-	$T_A = -40^{\circ}C$	0.16	0.50	μA	
	mode <sup>Note</sup>	T <sub>A</sub> = +25°C	0.23	0.50		
	-	T <sub>A</sub> = +50°C	0.34	1.10		
		T <sub>A</sub> = +70°C	0.46	1.90		
		T <sub>A</sub> = +85°C	0.75	3.30		
		T <sub>A</sub> = +105°C	2.94	15.30		

Notes 1. Total current flowing into V<sub>DD</sub> and EV<sub>DD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub> or V<sub>SS</sub>, EV<sub>SS0</sub>. The following points apply in the HS (high-speed main) mode.

• The currents in the "TYP." column do not include the operating currents of the peripheral modules.

• The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- 4. When high-speed system clock and subsystem clock are stopped.
- When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1).
- 6. When subsystem clock is stopped.
- 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7 V \le V_{DD} \le 5.5 V@1 MHz$  to 32 MHz  $2.4 V \le V_{DD} \le 5.5 V@1 MHz$  to 16 MHz

- Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.
- **Remarks 1.** f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fil: High-speed on-chip oscillator clock frequency
  - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is  $T_A = 25^{\circ}C$



<sup>2.4</sup> V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 16 MHz