

Product Change Notice (PCN)

Subject: Product Improvement – Design Change for the Listed Intersil HIP4086* Products **Publication Date:** 1/13/2017 **Effective Date:** 4/13/2017

Revision Description:

Initial Release

Description of Change:

This notice is to advise our customers of a minor, single level, design revision for the products listed below. The mask modification to the high side bias circuit reduces product susceptibility to shoot-through in certain circuit configurations. Products incorporating the improved design are completely compatible in any existing designs using the previous version of the product. Product data sheet updates reflecting the performance characteristics of the improved design are shown below in Appendix A.

Products impacted by the change are:

HIP4086AABZ	HIP4086AB	HIP4086ABZ	HIP4086ABZT
HIP4086AABZT	HIP4086ABT	HIP4086ABZATS2490	HIP4086APZ

Reason for Change:

The change in the product design is being implemented to eliminate the potential for shoot-through when dv/dt on the xHS node is high.

Impact on fit, form, function, quality & reliability:

The change will have no other impact on the form, fit, function, quality, reliability and environmental compliance of the devices.

Product Identification:

There will be no change in the external marking of the packaged parts. Product affected by this change is identifiable via Intersil's internal traceability system.

Qualification status: Completed, functional validation performed **Sample availability:** 1/13/2017 **Device material declaration:** Available upon request

Questions or requests pertaining to this change notice, including additional data or samples, must be sent to Intersil within 30 days of the publication date.

For additional informa	For additional information regarding this notice, please contact your regional change coordinator (below)						
Americas: PCN-US@INTERSIL.COM	Europe: PCN-EU@INTERSIL.COM	Japan: PCN-JP@INTERSIL.COM	Asia Pac: PCN-APAC@INTERSIL.COM				

intersil

PCN16085

Appendix A

From (page 5) :

DC Electrical Specifications $V_{DD} = V_{XHB} = 12V$, $V_{SS} = V_{XHS} = 0V$, $R_{DEL} = 20k$, $R_{UV} = \infty$, Gate Capacitance (C_{GATE}) = 1000pF, unless otherwise specified. Boldface limits apply across the operating junction temperature range, -40°C to +150°C.

		Ţ	T _J = +25 °C			$T_{J} = -40^{\circ}C TO + 150^{\circ}C$		
PARAMETER	TEST CONDITIONS	MIN (Note 9)	ТҮР	MAX (Note 9)	MIN (Note 9)	MAX (Note 9)	UNITS	
SUPPLY CURRENTS								
V _{DD} Quiescent Current	xHI = 5V, xLI = 5V (HIP4086)	2.7	3.4	4.2	2.1	4.3	mA	
	xHI = 5V, xLI = 5V (HIP4086A)	2.3	2.4	2.6	2.1	2.7	mA	
V _{DD} Operating Current	f = 20kHz, 50% Duty Cycle (HIP4086)	6.3	8.25	10.5	5	11	mA	
	f = 20kHz, 50% Duty Cycle (HIP4086A)	3.1	3.6	4.1	2.8	4.4	mA	
xHB On Quiescent Current	xHI = 0V (HIP4086)	-	40	80	•	100	μA	
	xHI = OV (HIP4086A)		80	100		200	μA	
xHB Off Quiescent Current	$\overline{xHI} = V_{DD}$ (HIP4086)	0.6	0.8	1.3	0.5	1.4	mA	
	$\overline{xHI} = V_{DD}$ (HIP4086A)	0.8	0.9	1	0.7	1.2	mA	
	f = 20kHz, 50% Duty Cycle (HIP4086)	0.7	0.9	1.3	•	2.0	mA	
xHB Operating Current	f = 20kHz, 50% Duty Cycle (HIP4086A)	0.8	0.9	1		1.2	mA	
xHB, xHS Leakage Current	$V_{XHS} = 80V, V_{XHB} = 93V$	7	24	45		50	μA	
Charge Pump, HIP4086 only, (Note 8)							
Q _{PUMP} Output Voltage	No Load	11.5	12.5	14	10.5	14.5	V	
Q _{PUMP} Output Current	$V_{xHS} = 12V, V_{xHB} = 22V$	50	100	130		140	μA	
UNDERVOLTAGE PROTECTION	State of the second sec		14 (A) 				1	
V _{DD} Rising Undervoltage Threshold	R _{UV} open	6.2	7.1	8.0	6.1	8.1	v	
V _{DD} Falling Undervoltage Threshold	R _{UV} open	5.75	6.6	7.5	5.6	7.6	V	
Minimum Undervoltage Threshold	R _{UV} = V _{DD}	5	6.2	6.8	4.9	6.9	V	

To (page 5) :

DC Electrical Specifications $V_{DD} = V_{XHB} = 12V$, $V_{SS} = V_{XHS} = 0V$, $R_{DEL} = 20k$, $R_{UV} = \infty$, Gate Capacitance (C_{GATE}) = 1000pF, unless otherwise specified. Boldface limits apply across the operating junction temperature range, -40°C to +150°C.

PARAMETER		Т	T _J = +25 °C			T _J = -40 °C TO +150 °C	
	TEST CONDITIONS	MIN (Note 9)	түр	MAX (Note 9)	MIN (Note 9)	MAX (Note 9)	UNIT
SUPPLY CURRENTS	*					·	
VDD Quiescent Current	xHI = 5V, xLI = 5V (HIP4086)	2.7	3.4	5.1	1.96	5.3	mA
	xHI = 5V, xLI = 5V (HIP4086A)	2.3	2.8	3.1	1.8	3.3	mA
V _{DD} Operating Current	f = 20kHz, 50% Duty Cycle (HIP4086)	5.4	8.25	13	4	13.5	mA
	f = 20kHz, 50% Duty Cycle (HIP4086A)	3.1	4.0	4.6	2.7	5.1	mA
xHB On Quiescent Current	xHI = 0V (HIP4086)	-	40	110	-	140	μA
	$\overline{xHI} = 0V (HIP4086A)$		90	115		225	μA
xHB Off Quiescent Current	$\overline{xHI} = V_{DD}$ (HIP4086)	0.6	0.8	1.3	0.5	1.4	mA
	$\overline{xHI} = V_{DD}$ (HIP4086A)	0.8	1.0	1.2	0.7	1.25	mA
xHB Operating Current	f = 20kHz, 50% Duty Cycle (HIP4086)	0.7	0.9	1.3		2.0	mA
	f = 20kHz, 50% Duty Cycle (HIP4086A)	0.8	0.9	1.1		1.25	mA
xHB, xHS Leakage Current	$V_{XHS} = 80V, V_{XHB} = 93V$	7	30	45		50	μA
Charge Pump, HIP4086 Only, (Note 8	0						
Q _{PUMP} Output Voltage	No Load	11	12.5	14.6	10	14.75	V
QPUMP Output Current	$V_{XHS} = 12V, V_{XHB} = 22V$	40	100	160		185	μA
UNDERVOLTAGE PROTECTION	-					· · · · · · · · · · · · · · · · · · ·	
V _{DD} Rising Undervoltage Threshold	R _{UV} open	6.2	7.1	8.0	6.1	8.1	V
V _{DD} Falling Undervoltage Threshold	R _{UV} open	5.75	6.6	7.5	5.6	7.6	V
Minimum Undervoltage Threshold	R _{UV} = V _{DD}	5	6.2	6.8	4.8	6.9	V

intersil

From (page 6) :

DC Electrical Specifications $V_{DD} = V_{XHB} = 12V$, $V_{SS} = V_{XHS} = 0V$, $R_{DEL} = 20k$, $R_{UV} = \infty$, Gate Capacitance (C_{GATE}) = 1000pF, unless otherwise specified. Boldface limits apply across the operating junction temperature range, -40°C to +150°C. (Continued)

		Ţ	T _J = +25 °C			T _J = -40°C TO +150°C		
PARAMETER	TEST CONDITIONS	MIN (Note 9)	ТҮР	MAX (Note 9)	MIN (Note 9)	MAX (Note 9)	UNITS	
INPUT PINS: ALI, BLI, CLI, AHI, BHI, CH	I, AND DIS							
Low Level Input Voltage		1 in 1	32	1.0		0.8	V	
High Level Input Voltage		2.5	10		2.7	•	V	
Input Voltage Hysteresis			35		10		mV	
Low Level Input Current	V _{IN} = OV	-60	-100	-135	-55	-140	μA	
High Level Input Current	V _{IN} = 5V	-1		+1	-10	+10	μA	
GATE DRIVER OUTPUT PINS: ALO, BLO	, CLO, AHO, BHO, AND CHO							
Low Level Output Voltage (VOUT - VSS)	ISINKING = 30mA	1 - S2	100	34		200	mV	
Peak Turn-On Current	V _{OUT} = OV	0.3	0.5	0.7	•	1.0	A	

To (page 6) :

DC Electrical Specifications $V_{DD} = V_{XHB} = 12V$, $V_{SS} = V_{XHS} = 0V$, $R_{DEL} = 20k$, $R_{UV} = \infty$, Gate Capacitance (C_{GATE}) = 1000pF, unless otherwise specified. Boldface limits apply across the operating junction temperature range, -40°C to +150°C. (Continued)

PARAMETER	TEST CONDITIONS	Ţ	T _J = +25 °C			T _J = -40 °C TO +150 °C		
		MIN (Note 9)	ТҮР	MAX (Note 9)	MIN (Note 9)	MAX (Note 9)	UNIT	
INPUT PINS: ALI, BLI, CLI, AHI, BHI, CH	I, AND DIS							
Low Level Input Voltage		22	243	1.0	1243	0.8	۷	
High Level Input Voltage		2.5	· • •	-	2.7	•	٧	
Input Voltage Hysteresis		1.0	35	L 1973 - A	1893		mV	
Low Level Input Current	V _{IN} = OV	-60	-100	-155	-55	-165	μA	
High Level Input Current	V _{IN} = 5V	-1		+1	-10	+10	μA	
GATE DRIVER OUTPUT PINS: ALO, BLO	, CLO, AHO, BHO, AND CHO							
Low Level Output Voltage (V _{OUT} - V _{SS})	I _{SINKING} = 30mA	12	100	1121	642	210	mV	
Peak Turn-On Current	V _{OUT} = 0V	0.3	0.5	0.7	2045	1.0	Α	

From (page 6) :

AC Electrical Specifications $V_{DD} = V_{XHB} = 12V$, $V_{SS} = V_{XHS} = 0V$, $C_{GATE} = 1000$ pF, $R_{DEL} = 10$ k, unless otherwise specified. Boldface limits apply over the operating junction temperature range, -40 ° C to +150 ° C.

		Тј	= +25	°C	T _J = -40°C TO +150°C		
PARAMETER	TEST CONDITIONS	MIN (Note 9)	тур	MAX (Note 9)	MIN (Note 9)	MAX (Note 9)	UNITS
TURN-ON DELAY AND PROPAGATION DELAY						115	
De d Tres (Tres a)	$R_{DEL} = 100 k\Omega$	3.8	4.5	6	3	7	μs
Dead Time (Figure 3)	$R_{DEL} = 10k\Omega$	0.38	0.5	0.65	0.3	0.7	μs
Dead Time Channel Matching	$R_{DEL} = 10k\Omega$		7	15	(1 4))	20	%
Lower Turn-off Propagation Delay (xLI to xLO turn-off) (Figures 3 or 4)	No Load	22	30	45		65	ns
Upper Turn-off Propagation Delay (xHI to xHO turn-off) (<u>Figures 3</u> or <u>4</u>)	No Load	-2	75	90	2442	100	ns
Lower Turn-on Propagation Delay (xLI to xLO turn-on) (Figures 3 or 4)	No Load		45	75	2008	90	ns
Upper Turn-on Propagation Delay (xHI to xHO turn-on) (Figures 3 or 4)	No Load		65	90	2008	100	ns
Rise Time	C _{GATE} = 1000pF	- 23	20	40	0.00	50	ns
Fall Time	C _{GATE} = 1000pF	- 42	10	20		25	ns
Disable Turn-off Propagation Delay (DIS to xLO turn-off) (<u>Figure 5</u>)		20	55	80		90	ns
Disable Turn-off Propagation Delay (DIS to xHO turn-off) (<u>Figure 5</u>)		-2	80	90	(1 46)	100	ns
Disable to Lower Turn-on Propagation Delay (DIS to xLO turn-on) (Figure 5)			55	80	200	100	ns
Disable to Upper Enable (DIS to xHO turn-on) (<u>Figure 5</u>)	$R_{DEL} = 10k\Omega, C_{RFSH}$ Open		2.0	-		1.	μs

To (page 6) :

AC Electrical Specifications $V_{DD} = V_{XHB} = 12V$, $V_{SS} = V_{XHS} = 0V$, $C_{GATE} = 1000$ pF, $R_{DEL} = 10$ k, unless otherwise specified. Boldface limits apply across the operating junction temperature range, -40 °C to +150 °C.

		Т	= +25	°C	$T_J = -40 ^{\circ}C$		
PARAMETER	TEST CONDITIONS	MIN (Note 9)	түр	MAX (Note 9)	MIN (Note 9)	MAX (Note 9)	UNIT
TURN-ON DELAY AND PROPAGATION DELAY							24
Dead Time (Figure 4)	$R_{DEL} = 100 k\Omega$	3	4.5	7.2	3	8	μs
	$R_{DEL} = 10k\Omega$	0.38	0.5	0.75	0.3	0.8	μs
Dead Time Channel Matching	$R_{DEL} = 10 k\Omega$	<u>ې</u>	7	15	1.28	20	96
Lower Turn-Off Propagation Delay (xLl to xLO Turn-Off) (<u>Figures 4</u> or <u>5</u>)	No load	ā	30	55	1.52	75	ns
Upper Turn-Off Propagation Delay (xHI to xHO Turn-Off) (<u>Figures 4</u> or <u>5</u>)	No load	8	75	110	1.25	135	ns
Lower Turn-On Propagation Delay (xLl to xLO Turn-On) (<u>Figures 4</u> or <u>5</u>)	No load	÷	45	82	1.25	100	ns
Upper Turn-On Propagation Delay (xHl to xHO Turn-On) (<u>Figures 4</u> or <u>5</u>)	No load	8	65	110	1.28	158	ns
Rise Time	C _{GATE} = 1000pF	8	20	40	- 25	60	ns
Fall Time	C _{GATE} = 1000pF	8	10	20	- 27	40	ns
Disable Lower Turn-Off Propagation Delay (DIS to xLO turn-off) (<u>Figure 6</u>)		\$	55	80	1.755	104	ns
Disable Upper Turn-Off Propagation Delay (DIS to xHO turn-off) (<u>Figure 6</u>)		ĕ	80	116	1.125	147	ns
Disable to Lower Turn-On Propagation Delay (DIS to xLO turn-on) (Figure 6)		8	55	85	1.25	120	ns
Disable to Upper Turn-On Propagation Delay (DIS to xHO turn-on) (<u>Figure 6</u>)	$R_{DEL} = 10 k\Omega, C_{RFSH}$	8	2.0	-	- 25		μs



From (page 11) :

Charge Pump

The internal charge pump of the HIP4086/A is used to maintain the bias on the boot cap for 100% duty cycle. There is no limit for the duration of this period. The user must understand that this charge pump is only intended to provide the static bias current of the high-side drivers and the gate leakage current of the high-side bridge FETs. It cannot provide in a reasonable time, the majority of the charge on the boot cap that is consumed, when the xHO drivers source the gate charge to turn on the high-side bridge FETs. The boot caps should be sized so that they do not discharge excessively when sourcing the gate charge. See "Application Information" on page 11 for methods to size the boot caps.

The charge pump has sufficient capacity to source a worst-case minimum of 50µA to the external load. The gate leakage current of most power MOSFETs is about 100nA so there is more than sufficient current to maintain the charge on the boot caps. Because the charge pump current is small, a gate-source resistor on the high-side bridge FETs is not recommended. When calculating the leakage load on the outputs of xHS, also include the leakage current of the boot capacitor. This is rarely a problem but it could be an issue with electrolytic capacitors at high temperatures.

To (page 11) :

Charge Pump

The internal charge pump of the HIP4086/A is used to maintain the bias on the boot capacitor for 100% duty cycle. There is no limit for the duration of this period. The user must understand that this charge pump is only intended to provide the static bias current of the high-side drivers and the gate leakage current of the high-side bridge FETs. It cannot provide in a reasonable time, the majority of the charge on the boot capacitor that is consumed, when the xHO drivers source the gate charge to turn on the high-side bridge FETs. The boot capacitors should be sized so that they do not discharge excessively when sourcing the gate charge. See <u>"Application Information"</u> for methods to size the boot capacitors.

The charge pump has sufficient capacity to source a worst-case minimum of 40µA to the external load. The gate leakage current of most power MOSFETs is about 100nA so there is more than sufficient current to maintain the charge on the boot capacitors. Because the charge pump current is small, a gate-to-source resistor on the high-side bridge FETs is not recommended. When calculating the leakage load on the outputs of xHS, also include the leakage current of the boot capacitor. This is rarely a problem but it could be an issue with electrolytic capacitors at high temperatures.



From (page 11) :

These values of C_{boot} will sustain the high side driver bias during Period with only a small amount of Ripple. But in the case of the HIP4086, the charge pump reduces the value of C_{boot} even more. The specified charge pump current is a minimum of 50µA which is more than sufficient to source I_{gate_leak} . Also, because the specified charge pump current is in excess of what is needed for I_{HB} , the total charge required to be sourced by the boot capacitor is shown by Equation 2. $Q_{c} = Q_{gate80V}$ or $C_{boot} = 0.13 \mu F$ (EQ. 2)

To (page 11) :

These values of C_{boot} will sustain the high-side driver bias during Period with only a small amount of Ripple. But in the case of the HIP4086, the charge pump reduces the value of C_{boot} even more. The specified charge pump current is a minimum of 40µA, which is more than sufficient to source I_{gate_leak} . Also, because the specified charge pump current is in excess of what is needed for I_{HB} , the total charge required to be sourced by the boot capacitor is shown by Equation 2. $Q_C = Q_{gate80V} \text{or } C_{boot} = 0.13 \mu\text{F}$ (EQ. 2)