

ISL68201-99135DEMO1Z

Demonstration Board User Guide

UG088 Rev.1.00 Aug 24, 2017

The ISL68201 is a single-phase synchronous buck PWM controller featuring Intersil's proprietary R4™ Technology, which has extremely fast transient performance, accurately regulated frequency control, and all internal compensation. The ISL68201 supports a wide 4.5V to 24V input voltage range and a wide 0.5V to 5.5V output range. It includes programmable functions and telemetries for easy use and high system flexibility using the SMBus, PMBus, or I²C interface. Refer to the ISL68201 datasheet for more details.

The ISL99135B is DrMOS power stage compatible with Intersil's 5V PWM controllers (such as the ISL6398, ISL637x, ISL633x, ISL636x, ISL9585x, and ISL68201). They use a DCR sensing network and associated thermal compensation. Light-load efficiency is supported through a dedicated FCCM control pin. An industry leading thermally enhanced 3.5x5 QFN 24 Ld package allows minimal overall PCB real estate.

The ISL68201-99135DEMO1Z is a 6-layer board demonstrating a compact 13mmx13mm 20A synchronous buck converter. The board can be used to evaluate transient performance, fault protections, DC/AC regulations, PMBus programming, power sequencing, margining, and other features.

The PMBus dongle (ZLUSBEVAL3Z, USB-to-PMBus™ adapter), and USB cable are included in the demonstration kit. Intersil's PowerNavigator™ evaluation software can be installed from Intersil's website and be used to evaluate the full PMBus functionality of the part using a PC running Microsoft Windows.

Ordering Information

| PART NUMBER | DESCRIPTION |
|----------------------|--|
| ISL68201-99135DEM01Z | ISL68201-99135 Demonstration Kit |
| | (demonstration board, dongle, USB cable) |

Key Features

- 20A synchronous buck converter with PMBus control
- . On-board transient load with adjustable di/dt
- · Configurable through resistor pins
- Cascadable PMBus connectors
- · Integrated LDOs for a single rail solution
- · Enable switch and power-good indicator
- · All ceramics solution with SP capacitor footprint option

Target Specifications

- V_{IN} = 4.75V to 14.5V
- VOUT = 1V/20A full load
- f_{SW} = 500kHz
- · Peak efficiency:
 - 88.5% at 13A/1V_{OUT}/12V_{IN}
- 95.1% at 7A/2.5V_{OUT}/5V_{IN}
- · Output regulation: 1V ±8mV
- I/O capacitor rating: CIN 16V, COUT 4V
- Compact size: 13mmx13mm
- With or without PMBus, SMBus, and I²C capability

Related Literature

- · For a full list of related documents, visit our website
 - ISL68201 and ISL99135B product pages
 - Intersil's PowerNavigator User Guide




FIGURE 1. ISL68201-99135DEM01Z SIMPLIFIED SCHEMATIC



FIGURE 2. DEMONSTRATION BOARD TOP VIEW

Demonstration Board Description

The ISL68201-99135DEMO1Z provides all the circuitry required to demonstrate the key features of the ISL68201. A majority of the features of the ISL68201 are available on this demonstration board, such as optimal transient response with Intersil's R4 Modulator, 8-bit programmable boot voltage levels, selectable switching frequency in Continuous Conduction mode, power-good monitor for soft-start and fault detection, overtemperature protection, output overcurrent and short-circuit protection, and output overvoltage protection.

Figure 1 on page 1 shows a simplified schematic diagram of the ISL68201-99135DEM01Z board. Figure 6 on page 7 shows the detailed 20A buck solution schematics, and Figure 7 on page 8 shows the I/O connectors, auxiliary circuits, and on-board transient circuits. Figures 8 through 34 show typical performance data and Figures 35 through 42 show the PCB board layout. The default programming pins setting is shown in the upper right corner of Figure 6, and the Bill of Materials (BOM) is included for reference beginning on page 9.

The ISL68201-99135DEMO1Z board can run by itself without serial bus communication. The operational configuration is fully programmable using the programming pins (PROG1-4).

The ISL68201 however, uses the PMBus, SMBus, and I²C protocol and provides the flexibility for digital power management and performance optimization before finalizing the hardware configuration on the programming pins.

The buck regulator in the ISL68201-99135DEMO1Z board is a single input rail design, that is, everything is biased by the input supply, typically 12V. The resistor divider on the EN pin (R $_4$ and R $_{12}$) can set the input supply undervoltage protection level and its hysteresis. The "ENABLE" switch is a hardware operational control. Alternately, the serial bus ON_OFF_CONFIG and



FIGURE 3. DEMONSTRATION BOARD BOTTOM VIEW

OPERATION commands can be used for software operational control.

Furthermore, an on-board transient load, as shown on Figure 4 on page 3, with di/dt and load step amplitude is controlled by a function generator. Because this auxiliary circuit draws more than 10mA of current, the jumper on JP4 should be removed for accurate efficiency measurement.

Intersil's PowerNavigator evaluation software is compatible with the Windows operating system and can be used to evaluate the serial bus functionality of the ISL68201. The software and user guide can be found at: http://www.intersil.com/powernavigator

Quick Start Guide

Standalone Operation

- 1. Set the ENABLE switch to the "OFF" position.
- Connect a power supply (off) to the input connectors (J4-VIN and J3-GND).
- 3. Set the input power supply voltage level (no more than 15V) and current limiting (no more than 1A for OA load).
- 4. Turn the power supply on.
- 5. Set the ENABLE switch to the "ON" position.
- Increase the power supply current limit enough to support more than the full load.
- Apply the load to the output connectors (J1-VOUT and J2-SGND).
- 8. Monitor the operation using an oscilloscope.



PMBus Operation

- 1. Connect the supplied Intersil dongle to J8.
- Connect the supplied USB cable from the computer to the dongle.
- After the input supply powers up, open the PowerNavigator evaluation software.
- Select the detected ISL68201 device (Address 60h) and follow the instructions in the PowerNavigator user guide.
- Monitor and configure the board using the PMBus commands in the evaluation software.

Configuration

The default programming pins setting of the ISL68201-99135DEM01Z board can be found at the resistor reader table on the upper right corner of

<u>"ISL68201-99135DEM01Z Schematics" on page 7</u> or read back using the PowerNavigator software. Each PMBus command can be loaded or programmed using PowerNavigator. Note that the

ISL68201 does not have NVM to store the operational configuration, which can, however, be set by the resistor programming pins (PROG1-4) or programmed by the serial bus master before powering up. If a serial bus master is available in the system, the ISL68201-based rail can be fully controlled using the software for the power-up/power-down sequencing and operational configuration without a soldering iron.

Load Transient

The on-board transient load can be controlled by a function generator, whose inputs are connected to FG_DRIVE2 and FG_GND2. The function generator's output is terminated by R_{42} at the input terminal, and its amplitude and dv/dt set the load amplitude and di/dt on the $50 m\Omega$ load $(R_{LT1}//R_{LT2}).$ The transient load can be monitored with a scope probe on TP15. Note that the duty cycle of the applied load should be less than 10% duty cycle with <10ms pulse width to keep the average power of R_{LT1}/R_{LT2} less than its power rating.




FIGURE 4. ON-BOARD LOAD TRANSIENT




FIGURE 5. ISL68201-99135DEM01Z DEMONSTRATION KIT SETUP



Design Modifications

Any modifications to the design will require new L/DCR matching for a different inductor, a divider on the PROG pins for a different operational configuration, R_{SEN1} for OCP, an I_{OUT} network for accurate digital IOUT, a higher input capacitor rating to support higher than 16V input, and a higher output capacitor rating to support higher than 4V output. Refer to the ISL68201 datasheet and PowerNavigator software for proper design modifications including L/DCR matching, thermal compensation, OCP, and digital I_{OUT} fine tuning.

Three examples are provided in <u>Table 1</u>, showing the recommended design modifications to accommodate the application cases with 5V and 3.3V output voltages. Some fine-tuning might be needed depending on the rework and final layout design.

For the 5V input voltage applications with a 4.5V < V_{IN} < 5.5V requirement, the "VIN", "VCC", "PVCC", and "7VLDO" pins should be shorted together, to connect with the input supply for optimal performance; R_{12} should be removed as well.

Note that all devices in the same bus should set different addresses for unique identification and proper communication. JP2, 3, 9 and 10 connectors are designed to cascade many Intersil solutions for easy communication and system evaluation before the system integration and design.

TABLE 1. DESIGN EXAMPLES

| REFERENCE DESIGNATOR | 5.0V AT 16A | 3.3V AT 16A | 3.3V AT 30A | COMMENTS | |
|-------------------------|--|-------------|---|--|--|
| L1 | 680nH, 1.72mΩ Vendor: Wurth Electronic; Part Number: 744334006 | | 470nH, 0.165mΩ Vendor: Wurth Electronic; Part Number: 744309047 | Reduce output ripple current; typically highe voltage output needs higher inductance. | |
| C05, C06, C08, C09 | Vendor: Murata; | | | Increase C _{OUT} rating to support higher V _{OUT} Also, capacitance of ceramic capacitors decreases with increased output voltage. | |
| PROG1 (DC) | DFh | BFh | BFh | Set correct V _{BOOT} = V _{OUT} | |
| R ₃ | 147k, 1% | 105k, 1% | 105k, 1% | | |
| PROG2 (DD) | A0h | BFh | BFh | Set different PMBus addresses as needed | |
| R ₅ | 105k, 1% | DNP | DNP | TCOMP = 15 PFM disabled | |
| R ₆ | DNP | 105k, 1% | 105k, 1% | | |
| PROG3 (DE) | ODh | ODh | ODh | Set A _V = 13 | |
| R ₈ | 24.3k, 1% | 24.3k, 1% | 24.3k, 1% | f _{SW} = 500kHz OCP = Retry | |
| R ₉ | 16.9k, 1% | 16.9k, 1% | 16.9k, 1% | 25kHz clamp disabled | |
| PROG4 (DF) | 08h | 08h | 08h | Set RR = 400k | |
| R ₁₀ | 15k, 1% | 15k, 1% | 15k, 1% | SS = 1.25mV/µs AVMLTI = 1x | |
| R ₁₁ | 29.4k, 1% | 29.4k, 1% | 29.4k, 1% | | |
| R _{P1} | 4.99k, 1% | 4.99k, 1% | 3.57k, 1% | L/DCR matching | |
| C _{C1} | No Change | No Change | 1.0µF | | |
| R _{SEN1} | 536, 1% | 536, 1% | 62, 1% | Set OCP | |
| R ₁₃ | 11k, 1% | 11k, 1% | 15k, 1% | Set I _{OUT} to 1A/1A slope | |
| R ₁₄ | TBD | TBD | TBD | Pull-up value depends upon final layout design. | |

NOTE: Some fine-tuning might be needed depending on the rework and final layout design.



Design and Layout Considerations

To ensure a first pass design, the schematics design must be done correctly and the board must be carefully laid out.

As a general rule, power layers should be close together, either on the top or bottom of the board, with the weak analog or logic signal layers on the opposite side of the board or internal layers. The ground-plane layer should be in between the power layers and the signal layers to provide shielding. Often, the layer below the top and the layer above the bottom should be the ground layers.

DC/DC converters have two sets of components: the power components and the small signal components. The power components are the most critical because they switch large amounts of energy. The small signal components connect to sensitive nodes or supply critical bypassing current and signal coupling.

The power components should be placed first. These include MOSFETs, input and output capacitors, and the inductor. Keeping the distance between the power train and the control IC short helps keep the gate drive traces short. These drive signals include the LGATE, UGATE, GND, PHASE, and BOOT.

When placing MOSFETs, try to keep the source of the upper MOSFETs and the drain of the lower MOSFETs as close as thermally possible. Input high frequency capacitors should be placed close to the drain of the upper MOSFETs and the source of the lower MOSFETs. Place the output inductor and output capacitors between the MOSFETs and the load. High frequency output decoupling capacitors (ceramic) should be placed as close as possible to the decoupling target, making use of the shortest connection paths to any internal planes. Place the components in such a way that the area under the IC has fewer noise traces with high dv/dt and di/dt, such as gate signals, phase node signals, and VIN plane.

<u>Tables 2</u> and $\underline{3}$ provide a design and layout checklist that a designer should pay attention to.

TABLE 2. DESIGN AND LAYOUT CHECKLIST

| PIN NAME | NOISE SENSITIVITY | DESCRIPTION |
|-------------|----------------------|--|
| EN | Yes | There is an internal 1µs filter. A decoupling capacitor is NOT needed. However, if a decoupling capacitor is used, then a low time constant filter should be used to avoid too long of a shutdown delay. |
| VIN | Yes | Place a 16V+ X7R $1\mu F$ in close proximity to the VIN pin and the system ground plane. |
| 7VLDO | Yes | Place a 10V+ X7R $1\mu F$ in close proximity to the 7VLDO pin and the system ground plane. |
| vcc | Yes | Place a X7R 1µF in close proximity to the VCC pin and the system ground plane. |

TABLE 2. DESIGN AND LAYOUT CHECKLIST (Continued)

| PIN | NOISE | NAME ENTOUT CHECKLIST (continued) | | |
|---------------|-------------|---|--|--|
| NAME | SENSITIVITY | DESCRIPTION | | |
| SCL, SDA | Yes | A 50kHz to 1.25MHz signal when the SMBus, PMBus, or I ² C is sending commands. Pair up with SALERT and route carefully back to the SMBus, PMBus, or I ² C master. Use 20 mils spacing within SDA, SALERT, and SCL; and more than 30 mils to all other signals. Refer to the SMBus, PMBus, or I ² C design guidelines and place proper terminated (pull-up) resistance for impedance matching. Tie them to GND when not used. | | |
| SALERT | No | Open-drain and high dv/dt pin during transitions. Route it in the middle of SDA and SCL. Tie it to GND when not used. | | |
| PGOOD | No | Open-drain pin. Tie it to ground when not used. | | |
| RGND, VSEN | Yes | Differential pair routed to the remote sensing points with sufficient decoupling ceramic capacitors and not across or above/under any switching nodes (BOOT, PHASE, UGATE, LGATE) or planes (VIN, PHASE, VOUT) even though they are not in the same layer. At least 20 mils spacing from other traces. DO NOT share the same trace with CSRTN. | | |
| CSRTN | Yes | Connect to the output rail side of the output inductor or current sensing resistor pin with a series resistor in close proximity to the pin. The series resistor sets the current gain and should be within 40Ω and $3.5k\Omega$. Decoupling (~0.1µF/X7R) on the output end (not the pin) is optional and might be required for long sense trace and a poor layout. | | |
| CSEN | Yes | Connect to the phase node side of the output inductor or current sensing resistor pin with L/DCR or ESL/R _{SEN} matching network in close proximity to the CSEN and CSRTN pins. Differentially routing back to the controller with at least 20 mils spacing from other traces Should NOT cross or go above/under the switching nodes [BOOT, PHASE, UGATE, LGATE and power planes (VIN, PHASE, VOUT) even though they are not in the same layer. | | |
| NTC | Yes | Place NTC 10k (Murata, NCP15XH103J03RC, β = 3380) in close proximity to the output inductor's output rail, not close to MOSFET side; the return trace should be 20 mils away from other traces. Place 1.54k Ω pull-up and decoupling capacitor (typically 0.1 μ F) in close proximity to the controller. The pull-up resistor should be exactly tied to the same point as the VCC pin, not through an RC filter. If not used, connect this pin to VCC. | | |
| IOUT | Yes | Scale R so that the IOUT pin voltage is 2.5V at 63.875A load. Place R and C in general proximity to the controller. The time constant of RC should be sufficient as an averaging function for the digital I _{OUT} . An external pull-up resistor to VCC is recommended to cancel I _{OUT} offset at 0A load. | | |



TABLE 2. DESIGN AND LAYOUT CHECKLIST (Continued)


| (******************************* | | | | |
|----------------------------------|----------------------|---|--|--|
| PIN NAME | NOISE SENSITIVITY | DESCRIPTION | | |
| PROG1-4 | No | A resistor divider must be referenced to the VCC pin and the system ground. They can be placed anywhere. DO NOT use decoupling capacitors on these pins. | | |
| GND | Yes | Directly connect to low noise area of the system ground. The GND PAD should use at least four vias. Separate analog ground and power ground with a 0Ω resistor is NOT recommended. | | |
| FCCM | No | DO NOT make it across or under external components of the controller. Keep it at least 20 mils away from sensitive nodes. | | |
| PWM | No | DO NOT make it across or under external components of the controller. Keep it at least 20 mils away from any other traces. | | |
| LGIN | No | Keep it at least 20 mils away from sensitive nodes. A series 100Ω resistor to low-side gate signal is required for noise attenuation. | | |
| PVCC | Yes | Place an X7R 4.7µF in proximity to the PVCC pin and the system ground plane. | | |

TABLE 3. TOP LAYOUT TIPS

| NUMBER | DESCRIPTION |
|--------|--|
| 1 | The layer next to the controller (top or bottom) should be a ground layer. Separate analog ground and power ground with a 0Ω resistor is highly NOT recommended. Directly connect the GND PAD to a low noise area of the system ground with at least four vias. |
| 2 | Never place the controller and its external components above or below the VIN plane or any switching nodes. |
| 3 | Never share CSRTN and VSEN on the same trace. |
| 4 | Place the input rail decoupling ceramic capacitors close to the high-side FET. The input rail decoupling capacitors must be placed between VIN and GND planes. Do not use the via and the trace to connect these decoupling capacitors between two planes. |
| 5 | Place all decoupling capacitors in close proximity to the controller and the system ground plane. |
| 6 | Connect remote sense (VSEN and RGND) to the load and ceramic decoupling capacitors nodes; never run this pair below or above the switching noise plane. |
| 7 | Always double-check critical component pinouts and their respective footprints. |



ISL68201-99135DEM01Z Schematics




RESISTOR READER


| PROG1 | 80h | BOOT VOTLAGE = 1V | | |
|-------|-----|--|--|--|
| PROG2 | A0h | PFM DISABLED, TCOMP=15degC, ADDR = C0/C1h | | |
| PROG3 | 10h | OCP/OTF Retry, 500kHz, AV=42 | | |
| PROG4 | 00h | SS = 1.25mV/us; RR = 200k Ohm; AVMLTI = 1x | | |

FIGURE 6. ISL68201-99135DEM01Z 1V AT 20A BUCK SOLUTION SCHEMATICS (1 OF 2)

ISL68201-99135DEM01Z Schematics (Continued)



BOARD TO BOARD INTERFACE



On-Board Load Transient Open Jumper for Efficiency Meaurement




FIGURE 7. I/O CONNECTORS, AUXILIARY CIRCUITS AND ON-BOARD TRANSIENT LOAD SCHEMATICS (2 OF 2)

Bill of Materials

| QTY | REFERENCE DESIGNATOR | DESCRIPTION | PCB FOOTPRINT | MANUFACTURER | PART NUMBER |
|-----|-------------------------|---------------------------------|-----------------------|---------------------------------|---------------------|
| 1 | U1 | R4 Wrapper | QFN24_157X157_197_EPC | INTERSIL | ISL68201IRZ-REVD |
| 1 | DrMOS | 35A DrMOS PWR MODULE | QFN, 24LD, 3.5x5 | INTERSIL | ISL99135BDRZ |
| 1 | CIN1 | 270μF/16V/8x9/10mΩ | CAPR_315X275_150_P | SANYO | 16SEPC270MX |
| 1 | C1 | 4.7μF/6.3V/X5R | SM0603 | VENKEL | C0603X5R6R3-475KNE |
| 3 | C2, C3, C4 | 1.0µF/25V/X5R | SM0402 | TDK | C1005X5R1C105K050B0 |
| 1 | C5 | 22nF/25V/X7R | SM0402 | VENKEL | C0402X7R250-223KNE |
| 1 | C6 | 0.1μF/16V/X7R | SM0603 | MURATA | GRM39X7R104K016AD |
| 4 | CC1, CB1, CV1, CNTC1 | 0.1μF/16V/X5R | SM0402 | VENKEL | GRM155R61A104KA01D |
| 4 | C10, C11, C19, C20 | 22μF/16V/X5R | SM0805 | VENKEL | C0805X5R160-226KNE |
| 4 | CO5, CO6, CO8, CO9 | 220μF/4V/X5R | SM1206 | MURATA | GRM31CR60G227ME11 |
| 1 | L1 | 220nH, 0.29mΩ | ind_we_744302010 | Wurth Electronics | 744307022 |
| 1 | R2 | 75kΩ, 1% | SM0402 | VENKEL | CR0402-16W-7502FT |
| 1 | R4 | 100kΩ, 1% | SM0603 | VENKEL | CR0603-10W-1003FT |
| 1 | R5 | 105kΩ, 1% | SM0402 | VENKEL | CR0402-16W-1053FT |
| 1 | R8 | 19.6kΩ, 1% | SM0402 | PANASONIC | ERJ2REKF1962V |
| 1 | R9 | 20kΩ, 1% | SM0402 | VISHAY/DALE | CRCW040220K0FKED |
| 1 | R10 | 10kΩ, 1% | SM0402 | PANASONIC | ERJ-2RKF1002X |
| 3 | R15, R16, R17 | 10kΩ, 1% | SM0603 | VENKEL | CR0603-10W-1002FT |
| 1 | R12 | 24.9kΩ, 1% | SM0603 | YAGEO | RC0603FR-0724K9L |
| 1 | R13 | 9.53kΩ, 1% | SM0402 | VENKEL | CR0402-16W-9531FT |
| 1 | R21 | 1kΩ, 1% | SM0402 | VENKEL | CR0402-16W-102JT |
| 1 | RBLD1 | 499Ω, 1% | SM0603 | VENKEL | CR0603-10W-4990FT |
| 1 | RNTC1 | 10kΩ NTC, 5%, β = 3380 | SM0402 | MURATA | NCP15XH103J03RC |
| 1 | RP1 | 9.09kΩ, 1% | SM0402 | VENKEL | CR0402-16W-9091FT |
| 1 | RSEN1 | 75Ω, 1% | SM0402 | PANASONIC | ERJ-2RKF75R0X |
| 1 | RTM1 | 1.54kΩ, 1% | SM0402 | PANASONIC | ERJ-2RKF1541X |
| EMO | ONSTRATION BOARD S | PECIFIC AUXILIARY PARTS BILL OF | F MATERIALS | | |
| 1 | U2 | Dual Amp/500MHz/5V | SOIC8 | INTERSIL | EL8203ISZ |
| 1 | QU2 | 8mΩ N-MOSFET | LFPAK | INFINEON | BSC080N03LS G |
| 1 | DS1 | LED/RED/0805/CLEAR | SM0805 | WURTH ELEKTRONIK | 150080RS75000 |
| 1 | SW1 | Enable Switch | GT11SC | C&K DIVISION | GT11MSCBE |
| 1 | C12 | 22μF/6.3V/X5R | SM0603 | VENKEL | GRM21BR60J226ME39L |
| 1 | C13 | 0.1μF/16V/X7R | SM0603 | MURATA | GRM39X7R104K016AD |
| 1 | C16 | 1.0µF/25V/X5R | SM0402 | TDK | C1005X5R1C105K050B |
| 1 | C17 | 22pF/50V/C0G | SM0603 | VENKEL | C0603C0G500-220JNE |
| 1 | C18 | 100pF/50V/C0G | SM0603 | PANASONIC | ECJ-1VC1H101J |
| 2 | J1, J2 | Screw Terminal | B2C-PCB | INTERNATIONAL HYDRAULICS INC | B2C-PCB |



Bill of Materials (Continued)

| QTY | REFERENCE DESIGNATOR | DESCRIPTION | PCB FOOTPRINT | MANUFACTURER | PART NUMBER |
|-----|-------------------------|--|-----------------|-----------------------|-------------------|
| 1 | 13 | Female Banana Jack, Black | 111-07xx-001 | JOHNSON COMPONENTS | 111-0703-001 |
| 1 | J4 | Female Banana Jack, Red | 111-07xx-001 | JOHNSON COMPONENTS | 111-0702-001 |
| 2 | J8, J9 | CONN-HEADER, 2x3, BRKAWY, 2.54mm, TIN | CONN6 | SAMTEC | TSW-103-08-T-D-RA |
| 2 | J10, J11 | CONN-SOCKET STRIP, TH, 2x3, 2.54mm, TIN | CONN6 | SAMTEC | SSQ-103-02-T-D-RA |
| 2 | JP1, JP4 | 2-pin 0.1" spacing Jumper | CONN2 | BERG/FCI | 69190-202HLF |
| 1 | TP1 | Probe Ground | TP-150C100P-RTP | KEYSTONE | 1514-2 |
| 2 | TP2, TP14 | Probe Jack | TEK131-4353-00 | TEKTRONIX | 131-4353-00 |
| 3 | TP4, TP5, TP6 | Test Point | MTP500x | KEYSTONE | 5002 |
| 2 | VCC12, FG_DRIVE | Test Point RED | MTP500x | KEYSTONE | 5000 |
| 2 | VIN_GND, FG_GND | Test Point BLACK | MTP500x | KEYSTONE | 5001 |
| 4 | R32, R33, R36, R37 | 3Ω, 1% | SM0603 | VENKEL | CR0603-10W-03R0FT |
| 1 | R34 | 2kΩ, 1% | SM0603 | КОА | RK73H1JTTD2001F |
| 1 | R39 | 2.49kΩ, 1% | SM0603 | КОА | RK73H1JTTD2491F |
| 1 | R42 | 52.3Ω, 1% | SM0603 | PANASONIC | ERJ-3EKF52R3V |
| 1 | R41 | 274Ω, 1% | SM0603 | VENKEL | CR0603-10W-2740FT |
| 1 | R43 | 124kΩ, 1% | SM0603 | YAGEO | 9C06031A1243FKHFT |
| 2 | R45, R46 | 499Ω, 1% | SM0603 | VENKEL | CR0603-10W-4990FT |
| 2 | RLT1, RLT2 | 0.1Ω, 1% | SM2512 | CTS RESISTOR | 73L7R10J |

Performance Data




FIGURE 8. TYPICAL DIGITAL OUTPUT CURRENT




FIGURE 9. EFFICIENCY, VIN = 12V, fSW = 400kHz




FIGURE 10. EFFICIENCY, $V_{IN} = 5V$, $f_{SW} = 400$ kHz




FIGURE 11. EFFICIENCY, $V_{IN} = 12V$, $f_{SW} = 500kHz$




FIGURE 12. EFFICIENCY, $V_{IN} = 5V$, $f_{SW} = 500$ kHz




FIGURE 13. EFFICIENCY, $V_{IN} = 12V$, $f_{SW} = 600kHz$




FIGURE 14. EFFICIENCY, V_{IN} = 5V, f_{SW} = 600kHz




FIGURE 15. EFFICIENCY COMPARISON OF PWM AND PFM ENABLED MODE, V_{IN} = 12V, V_{OUT} = 1V




FIGURE 16. EFFICIENCY COMPARISON OF PWM AND PFM ENABLED MODE, $V_{\text{IN}} = 5V$, $V_{\text{OUT}} = 1V$




FIGURE 17. EFFICIENCY COMPARISON OF LDO ENABLED AND BYPASSED, $V_{IN} = 5V$, $V_{OUT} = 1V$, $f_{SW} = 500 \text{kHz}$




FIGURE 18. POWER-UP WITH/WITHOUT PRECHARGED LOAD






FIGURE 19. V_{OUT} RAMP-UP FROM 0.5V TO 1V IN PWM MODE (CH1-VOUT, CH2-PHASE)




FIGURE 20. V_{OUT} RAMP-DOWN FROM 1V TO 0.5V IN PWM MODE (CH1-VOUT, CH2-PHASE)




FIGURE 21. V_{OUT} RAMP-UP FROM 0.5V TO 1V IN PFM MODE (CH1-VOUT, CH2-PHASE)




FIGURE 22. V_{OUT} RAMP-DOWN FROM 1V TO 0.5V IN PFM MODE (CH1-VOUT, CH2-PHASE)




FIGURE 23. STEP RESPONSE AT PWM MODE, V_{OUT} = 1V, $f_{SW}=400 \text{kHz}, \text{LOAD PROFILE: 0.25A TO 12.75A AT} \\ 25\text{A}/\mu\text{s} \text{ (CH1-VOUT, CH2-LOAD)}$




FIGURE 24. STEP RESPONSE AT PFM ENABLED MODE, V_{OUT} = 1V, f_{SW} = 400kHz, LOAD PROFILE: 0.25A TO 12.75A AT 25A/µs (CH1-VOUT, CH2-LOAD)






FIGURE 25. STEP RESPONSE TO LOAD STEP AT PWM MODE, $V_{OUT} = 1V, \, f_{SW} = 400 \text{kHz}, \, \text{LOAD PROFILE: 0.25A TO} \\ 12.75\text{A AT } 25\text{A}/\mu\text{s} \, (\text{CH1-VOUT, CH2-LOAD, CH3-PHASE})$




FIGURE 26. STEP RESPONSE TO LOAD RELEASE AT PWM MODE, $V_{OUT} = 1V, f_{SW} = 400 \text{kHz}, \text{LOAD PROFILE: } 0.25 \text{A TO} \\ 12.75 \text{A AT } 10 \text{A}/\mu\text{s} \text{ (CH1-VOUT, CH2-LOAD, CH3-PHASE)} \\$




FIGURE 27. OUTPUT VOLTAGE RIPPLE AT PFM MODE, $V_{OUT} = 1V$, $f_{SW} = 500 \text{kHz}$, LOAD = 0.25A




FIGURE 28. OVERVOLTAGE PROTECTION
(CH1-VOUT, CH2-PGOOD, CH3-LGATE)




FIGURE 29. OVERCURRENT AND SHORT-CIRCUIT PROTECTION (CH1-VOUT, CH2-PG00D, CH3-PHASE)




FIGURE 30. OVERCURRENT AND SHORT-CIRCUIT PROTECTION RETRY MODE (CH1-VOUT, CH2-PG00D, CH3-PHASE)






FIGURE 31. OVER-TEMPERATURE PROTECTION AT 1A LOAD (CH1-VOUT, CH2-PGOOD, CH3-PHASE, CH4-NTC)




FIGURE 32. POWER-DOWN AT V_{OUT} = 1V, 1A LOAD (CH1-VOUT, CH2-PGOOD, CH3-PHASE, CH4-EN)




FIGURE 33. THERMAL IMAGE OF DEMONSTRATION BOARD AT 20A LOAD (ISL99135B: +56.5 °C; AMBIENT: +20 °C; STILL AIR)




FIGURE 34. THERMAL IMAGE OF DEMONSTRATION BOARD AT 20A LOAD (ISL99135: +48.1°C; AMBIENT: +20°C; 400LFM)

ISL68201-99135DEMO1Z Board Layout




FIGURE 35. PCB - TOP ASSEMBLY




FIGURE 36. PCB - TOP LAYER




FIGURE 37. PCB - INNER LAYER 2 (TOP VIEW)




FIGURE 38. PCB - INNER LAYER 3 (TOP VIEW)




FIGURE 39. PCB - INNER LAYER 4 (TOP VIEW)




FIGURE 40. PCB - INNER LAYER 5 (TOP VIEW)




FIGURE 41. PCB - BOTTOM LAYER (TOP VIEW)

Page 22 of 23




FIGURE 42. PCB - BOTTOM ASSEMBLY (TOP VIEW)

© Copyright Intersil Americas LLC 2016-2017. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that the document is current before proceeding.

For information regarding Intersil Corporation and its products, see www.intersil.com

