

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

# **Customer Notification**

## **IE-703037-MC-EM1**

### **In-circuit Emulator Option Operating Precautions**

---

Traget Device  
V850/SB1

Global Document No. U18077EE6V0IF00 (6th edition)  
Document No. IE\_703037\_TPS-HE-B-2725  
Date Published May 2002 N

© NEC Electronics (Europe) GmbH

**DISCLAIMER**

The related documents in this customer notification may include preliminary versions. However, preliminary versions may not have been marked as such.

The information in this customer notification is current as of its date of publication. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC PRODUCT(S). Not all PRODUCT(S) and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.

No part of this customer notification may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this customer notification. NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC PRODUCT(S) listed in this customer notification or any other liability arising from the use of such PRODUCT(S).

No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others. Descriptions of circuits, software and other related information in this customer notification are provided for illustrative purposes of PRODUCT(S) operation and/or application examples only. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.




















































While wherever feasible, NEC endeavors to enhance the quality, reliability and safe operation of PRODUCT(S) the customer agree and acknowledge that the possibility of defects and/or erroneous thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects and/or errors in PRODUCT(S) the customer must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.

The customer agrees to indemnify NEC against and hold NEC harmless from any and all consequences of any and all claims, suits, actions or demands asserted against NEC made by a third party for damages caused by one or more of the items listed in the enclosed table of content of this customer notification for PRODUCT(S) supplied after the date of publication.

CONTENTS

(A)	Table of Operatiing Precautions.....	4
(B)	Description of Precautions .....	6
(C)	Revision History .....	20




















## (A) Table of Operating Precautions



No.	Outline	EM1 board				
		A	B	C	D	E
		1.32	1.33	1.34	1.35	2.00
1	Restrictions related to CLKOUT					
2	Restriction when INTWDT interrupt is generated			✓	✓	✓
3	Restriction IIC-bus function			✓	✓	✓
4	When P33 is used as S04, P31 does not operate correctly as an output port.			✓	✓	✓
5	If the compare register is written to at the moment when the compare register matches TM2-7, a matching signal is not generated			✓	✓	✓
6	If the timing of releasing the STOP mode conflicts with the timing of entering the STOP mode, the ICE becomes deadlocked			✓	✓	✓
7	When P113 is set as an output port, interrupt processing is not performed			✓	✓	✓
8	SB2 cannot be emulated		✓	✓	✓	✓
9	INTC (interrupt controller)			✓	✓	✓
10	Restriction on SFR illegal access break.	✓				
11	Restriction on initial value of PM6 and PM9					
12	Restriction on P11 when set as output port					
13	Restrictions on interrupt in STOP/IDLE mode.					✓
14	Initial value of pull up resistor option register P10 (PU10)				✓	✓
15	Baud rate setting for variable-length serial interface CSI4					
16	Double interrupt execution					

---

**OPERATING PRECAUTIONS for IE-703037-MC-EM1**

---


17	16-bit timer (one-shot pulse mode)					
18	EI instruction					
19	Power save function					
20	Products emulation restriction					✓

- ✓: No problem
- : Will be corrected by version upgrade
- : Restriction, not corrected by version upgrade



## (B) Description of Precautions


No.	Outline	Description
1	Restrictions on CLKOUT	<p><u>Details</u></p> <p>In case of reset, the CLOCKOUT is still available</p> <p><u>Workaround</u></p> <p>none</p>
2	INTWDT interrupt generation	<p><u>Details</u></p> <p>When the interrupt INTWDT (non maskable) has been generated, processing does not branch to the correct handler address (0x20h), but to the address 0x30h (an unused handler address in the device).</p> <p><u>Workaround</u></p> <p>Insert the same processing as the program at 0x20h at the address 0x30h.</p>
3	IIC-bus functions	<p><u>Details</u></p> <p>The IIC bus is not currently supported.</p> <p><u>Workaround</u></p> <p>none</p>
4	Output on port pin P33	<p><u>Details</u></p> <p>When P33 is used for SO4, P31 does not work correctly as output port.</p> <p><u>Workaround</u></p> <p>Use the port pin P31 only as inport pin, when port pin P33 is used for SO4.</p>
5	TM 2-7 operational defect	<p><u>Details:</u></p> <p>When used in interval timer mode If the compare register (CR20-70) is written when the timer register (TM2-7) and compare register (CR20-70) coincide, a coincidence signal is not generated. For this reason, the software must be designed to prevent timer coincidence and writing the compare register occurring at the same time. (Example: use a Vector interrupt)</p> <p>When used in square wave output mode If the compare register (CR20-70) is written when the timer register (TM2-7) and compare register (CR20-70) coincide, a coincidence signal is not generated and the output waveform does not invert. For this reason, the software must be designed to prevent timer coincidence and writing the compare register occurring at the same time. (Example: use a Vector interrupt)</p>






5	TM 2-7 operational defect	<p>When used in PWM output mode</p> <ul style="list-style-type: none"><li>- If the CR20-70 (master register) is re-written at the same time as the timer register overflows when the CR20-70 (master register) is written, the expected data sometimes cannot be transferred to the CR20-70 (slave register). (Data value is undefined) The software must be designed to prevent the overflow occurring at the same time as writing in the compare register.</li></ul> <p>PWM timer (Incorrect operation)</p> <p>The diagram shows a sequence of signals over time. At the top, a 'Count clock' is shown as a square wave. Below it, the 'TM5' register value is shown as a sequence of hexadecimal values: 00H, 01H, 02H, 03H, followed by a break, then FEH, FFH, 00H, 01H, 02H, 03H, followed by another break, then M-1, M, and M+1. A 'Write signal for CR5' is shown as a pulse that occurs during the transition from 03H to FEH. Below this, the 'CR5(M)' register value is shown as M, followed by a break, then N. An arrow points to the transition from M to N with the label 'Not re-loaded'. Below that, the 'CR5(S)' register value is shown as M, followed by a break, then M, followed by a break, then M. Below that, the 'TCE5' signal is shown as a pulse. Below that, the 'OVF (INTTM5)' signal is shown as a pulse. Below that, the 'TO5' signal is shown as a pulse.</p> <p>PWM timer (Incorrect operation)</p> <p>The diagram shows a sequence of signals over time. At the top, a 'Count clock' is shown as a square wave. Below it, the 'TM5' register value is shown as a sequence of hexadecimal values: 00H, 01H, 02H, 03H, followed by a break, then FEH, FFH, 00H, 01H, 02H, 03H, followed by another break, then M-1, M, and M+1. A 'Read signal for CR5' is shown as a pulse that occurs during the transition from 03H to FEH. Below this, the 'CR5(M)' register value is shown as M, followed by a break, then M, followed by a break, then M, followed by a break, then N. An arrow points to the transition from M to N with the label 'Coincidence signal does not occur'. Below that, the 'CR5(S)' register value is shown as M, followed by a break, then M, followed by a break, then M. Below that, the 'TCE5' signal is shown as a pulse. Below that, the 'Coincidence signal' is shown as a pulse. Below that, the 'OVF (INTTM5)' signal is shown as a pulse. Below that, the 'TO5' signal is shown as a pulse. An arrow points to the transition from M to N with the label 'Does not become inactive level'.</p> <p>The Timing chart above is intended to show the general operation, and does not show precise timing.</p>
---	---------------------------	---

5	TM 2-7 operational defect	<p>- If the CR20-70 register is read when an overflow occurs, the CR20-70 master register will not transfer data to the CR20-70 slave register. The data is transferred when the next overflow occurs.</p> <p>PWM timer (Incorrect operation)</p>  <p>The Timing chart above is intendend to show the general operation, and does not show precise timing.</p> <p>- If the compare register (CR20-70) is written when the timer register (TM2-7) and compare register (CR20-70 [slave register]) coincide, a coincidence signal is not generated and the inactive level is not attained.</p> <p>PWM timer (Incorrect operation)</p>  <p>The Timing chart above is intendend to show the general operation, and does not show precise timing.</p>
---	---------------------------	--

6	STOP conflict	<p>The CPU becomes deadlocked, if the timing of a STOP mode enable and a Stop mode release are in conflict</p> <p><u>Details</u></p> <p>With the V850/SB1, the STOP mode is enable by writing (stop_le:) to the PSC register (Power Save Control register). To release the Stop mode, the count initialization signal (oststart:) is generated to start the WDT (watchdog timer) that counts out the oscillation stabilization time (refer to diagram 1). However, if the stop mode release signal (relstp:) because of an interrupt, etc. conflicts with writing to the PSC register (the timing for this precaution occur within 2 clocks), then the oststart signal is not generated and WDT does not start counting. This means that the microcomputer remains waiting for the oscillation stabilization time to elapse, and even if the stop mode release signal is generated, STOP mode cannot be released (refer to diagram 2).</p> <p><u>Workaround</u></p> <p>As a temporary measure it is suggest that you use the IDLE mode or sub-IDLE mode instead of the STOP mode.</p>  <p>Diagramm1: STOP release operation timing (Normal)</p>
---	---------------	--

6	STOP conflict	<p>Timing for the conflict, occur within 2 clocks</p>  <p>relstp (STOP release signal)</p> <p>oststart (OST count)</p> <p>stop_le (PSC bit1)</p> <p>stp0_21 (OSCD internal signal)</p> <p>stp1_21 (OSCD internal signal)</p> <p>stp2_21 (OSCD internal signal)</p> <p>PSC write</p> <p>Oscillation stabilization count</p> <p>Diagramm 2: Timing of conflict between STOP mode enable and release (Error)</p>
7	Interrupt of P113	<p><u>Details</u></p> <p>If P113 is specified as an output port, interrupt processing will not work.</p> <p><u>Workaround</u></p> <p>Use P113 as an input port.</p>
8	SB2 cannot be emulated	<p><u>Details</u></p> <p>SB2 cannot be emulated</p> <p><u>Workaround</u></p> <p>none</p>

9	INTC (interrupt controller)	<p><u>Details</u></p> <p>This behaviour is the same as that on the original device. Bit operations setl, clrl, notl, tctl are Read-Modify-Write instructions (RMW). This means that this operation reads out the value of a register that is to change to an internal buffer, changes the value, and writes the value to the register.</p> <p>If a cycle in which the hardware of a register on which RMW operation is performed is set/reset<sup>Note</sup> and a DMA cycle conflict, set resetting the hardware of the register is canceled.</p> <p>Example: If the DMA cycle started by a DMA start request (such as INTCSIn) coincides with the DMA transfer count end interrupt (INTDMAIn) in a bit manipulation instruction cycle to an interrupt control register (DMAICn)</p> <p><b>Note:</b> Interrupt control register (xxIC), In-service priority register (ISPR)</p> <p><u>Workaround</u></p> <p>Registers that are set or reset by hardware are the Interrupt control registers (xxIC) and In-service Priority Register (ISPR). Do not use a bit operation instruction on these registers.</p> <p>Restriction: Do not use xxIC register and ISPR register as the DIOAn register (DMA peripheral address register).</p> <p>(When using DMA, do not access the xxIC and ISPR registers.)</p>
---	-----------------------------	---





10	Restriction on SFR illegal access break	<div>Details</div> <div>Tehre are some addresses that are reserved areas but for wich an SFR illegal access break cannot be detected. The addresses are listed below:</div> <table><tr><th>Access Address</th><th>Emulation of SB1 (Except Y Product)</th><th>Emulation of SB1 (Y Product)</th><th>Emulation of SB2 (Except Y Product)</th><th>Emulation of SB2 (Y Product)</th></tr><tr><td>0xFFFF138</td><td>x</td><td>o</td><td>x</td><td>o</td></tr><tr><td>0xFFFF340</td><td>x</td><td>o</td><td>x</td><td>o</td></tr><tr><td>0xFFFF342</td><td>x</td><td>o</td><td>x</td><td>o</td></tr><tr><td>0xFFFF344</td><td>x</td><td>o</td><td>x</td><td>o</td></tr><tr><td>0xFFFF346</td><td>x</td><td>o</td><td>x</td><td>o</td></tr><tr><td>0xFFFF348</td><td>x</td><td>o</td><td>x</td><td>o</td></tr><tr><td>0xFFFF34A</td><td>x</td><td>o</td><td>x</td><td>o</td></tr><tr><td>0xFFFF34C</td><td>x</td><td>o</td><td>x</td><td>o</td></tr><tr><td>0xFFFF350</td><td>x</td><td>o</td><td>x</td><td>o</td></tr><tr><td>0xFFFF352</td><td>x</td><td>o</td><td>x</td><td>o</td></tr><tr><td>0xFFFF354</td><td>x</td><td>o</td><td>x</td><td>o</td></tr><tr><td>0xFFFF356</td><td>x</td><td>o</td><td>x</td><td>o</td></tr><tr><td>0xFFFF358</td><td>x</td><td>o</td><td>x</td><td>o</td></tr><tr><td>0xFFFF35A</td><td>x</td><td>o</td><td>x</td><td>o</td></tr><tr><td>0xFFFF35C</td><td>x</td><td>o</td><td>x</td><td>o</td></tr><tr><td>0xFFFF142</td><td>x</td><td>x</td><td>o</td><td>o</td></tr><tr><td>0xFFFF144</td><td>x</td><td>x</td><td>o</td><td>o</td></tr><tr><td>0xFFFF3E0</td><td>x</td><td>x</td><td>o</td><td>o</td></tr><tr><td>0xFFFF3E2</td><td>x</td><td>x</td><td>o</td><td>o</td></tr><tr><td>0xFFFF3E4</td><td>x</td><td>x</td><td>o</td><td>o</td></tr><tr><td>0xFFFF3E6</td><td>x</td><td>x</td><td>o</td><td>o</td></tr><tr><td>0xFFFF3E8</td><td>x</td><td>x</td><td>o</td><td>o</td></tr><tr><td>0xFFFF3EA</td><td>x</td><td>x</td><td>o</td><td>o</td></tr><tr><td>0xFFFF3EC</td><td>x</td><td>x</td><td>o</td><td>o</td></tr><tr><td>0xFFFF3EE</td><td>x</td><td>x</td><td>o</td><td>o</td></tr><tr><td>0xFFFF3F0</td><td>x</td><td>x</td><td>o</td><td>o</td></tr><tr><td>0xFFFF3F2</td><td>x</td><td>x</td><td>o</td><td>o</td></tr><tr><td>0xFFFF3F4</td><td>x</td><td>x</td><td>o</td><td>o</td></tr><tr><td>0xFFFF3F6</td><td>x</td><td>x</td><td>o</td><td>o</td></tr><tr><td>0xFFFF3F8</td><td>x</td><td>x</td><td>o</td><td>o</td></tr></table> <div>o: I/O register illegal break is detected x: I/O register illegal break is not detected</div> <div>Workaround</div> <div>Be particularly careful with SFR accesses. This will become a permanent restriction.</div>	Access Address	Emulation of SB1 (Except Y Product)	Emulation of SB1 (Y Product)	Emulation of SB2 (Except Y Product)	Emulation of SB2 (Y Product)	0xFFFF138	x	o	x	o	0xFFFF340	x	o	x	o	0xFFFF342	x	o	x	o	0xFFFF344	x	o	x	o	0xFFFF346	x	o	x	o	0xFFFF348	x	o	x	o	0xFFFF34A	x	o	x	o	0xFFFF34C	x	o	x	o	0xFFFF350	x	o	x	o	0xFFFF352	x	o	x	o	0xFFFF354	x	o	x	o	0xFFFF356	x	o	x	o	0xFFFF358	x	o	x	o	0xFFFF35A	x	o	x	o	0xFFFF35C	x	o	x	o	0xFFFF142	x	x	o	o	0xFFFF144	x	x	o	o	0xFFFF3E0	x	x	o	o	0xFFFF3E2	x	x	o	o	0xFFFF3E4	x	x	o	o	0xFFFF3E6	x	x	o	o	0xFFFF3E8	x	x	o	o	0xFFFF3EA	x	x	o	o	0xFFFF3EC	x	x	o	o	0xFFFF3EE	x	x	o	o	0xFFFF3F0	x	x	o	o	0xFFFF3F2	x	x	o	o	0xFFFF3F4	x	x	o	o	0xFFFF3F6	x	x	o	o	0xFFFF3F8	x	x	o	o
Access Address	Emulation of SB1 (Except Y Product)	Emulation of SB1 (Y Product)	Emulation of SB2 (Except Y Product)	Emulation of SB2 (Y Product)																																																																																																																																																									
0xFFFF138	x	o	x	o																																																																																																																																																									
0xFFFF340	x	o	x	o																																																																																																																																																									
0xFFFF342	x	o	x	o																																																																																																																																																									
0xFFFF344	x	o	x	o																																																																																																																																																									
0xFFFF346	x	o	x	o																																																																																																																																																									
0xFFFF348	x	o	x	o																																																																																																																																																									
0xFFFF34A	x	o	x	o																																																																																																																																																									
0xFFFF34C	x	o	x	o																																																																																																																																																									
0xFFFF350	x	o	x	o																																																																																																																																																									
0xFFFF352	x	o	x	o																																																																																																																																																									
0xFFFF354	x	o	x	o																																																																																																																																																									
0xFFFF356	x	o	x	o																																																																																																																																																									
0xFFFF358	x	o	x	o																																																																																																																																																									
0xFFFF35A	x	o	x	o																																																																																																																																																									
0xFFFF35C	x	o	x	o																																																																																																																																																									
0xFFFF142	x	x	o	o																																																																																																																																																									
0xFFFF144	x	x	o	o																																																																																																																																																									
0xFFFF3E0	x	x	o	o																																																																																																																																																									
0xFFFF3E2	x	x	o	o																																																																																																																																																									
0xFFFF3E4	x	x	o	o																																																																																																																																																									
0xFFFF3E6	x	x	o	o																																																																																																																																																									
0xFFFF3E8	x	x	o	o																																																																																																																																																									
0xFFFF3EA	x	x	o	o																																																																																																																																																									
0xFFFF3EC	x	x	o	o																																																																																																																																																									
0xFFFF3EE	x	x	o	o																																																																																																																																																									
0xFFFF3F0	x	x	o	o																																																																																																																																																									
0xFFFF3F2	x	x	o	o																																																																																																																																																									
0xFFFF3F4	x	x	o	o																																																																																																																																																									
0xFFFF3F6	x	x	o	o																																																																																																																																																									
0xFFFF3F8	x	x	o	o																																																																																																																																																									
11	Restriction on initial values of PM6 and PM9	<div>Details</div> <div>The read values of PM6 and PM9 at reset are different from the real chip:</div> <table><tr><th>SFR</th><th>Address</th><th>ICE Read Value</th><th>Real Chip Read Value</th></tr><tr><td>PM6</td><td>0xFFFF02C</td><td>FF</td><td>3F</td></tr><tr><td>PM9</td><td>0xFFFF032</td><td>FF</td><td>7F</td></tr></table> <div>Workaround</div> <div>None. This will become a permanent restriction</div>	SFR	Address	ICE Read Value	Real Chip Read Value	PM6	0xFFFF02C	FF	3F	PM9	0xFFFF032	FF	7F																																																																																																																																															
SFR	Address	ICE Read Value	Real Chip Read Value																																																																																																																																																										
PM6	0xFFFF02C	FF	3F																																																																																																																																																										
PM9	0xFFFF032	FF	7F																																																																																																																																																										

## OPERATING PRECAUTIONS for IE-703037-MC-EM1

12	Restriction on P11 when set as output port	<p><u>Description</u></p> <p>If P11 is read when set as output port, the pin status is read instead of the port register value.</p> <p><u>Workaround</u></p> <p>There are no workaround. Please regard this as a permanent restriction.</p>
13	Restriction on interrupts in Stop/Idle mode	<p><u>Description</u></p> <p>The emulator is dead-locked under the following conditions.</p> <p>If the device is shifted to the STOP/IDLE mode while the interrupt request flag is set by an interrupt that is not masked.</p> <p><u>Workaround</u></p> <p>Be sure to clear the non-masked interrupt request flag before entering the STOP/IDLE mode. If the device is inadvertently shifted before clearing the flag, execute "Go"-&gt;"Halt". The program is forcibly terminated. Then, execute "Go"-&gt;"Reset" to restart the emulator</p>
14	Initial value of pull-up resistor option register P10 (PU10)	<p><u>Description</u></p> <p>The on-chip pull-up resistors are connected to ports 100 to 107 direct after debugger start up or after a reset (including the time from immediately after emulator power-on to debugger start up). Even though the value of the pull up resistor option register P10 (PU10) is displayed as 00h (on-chip pull-up resistor is not connected) on the debugger at that time.</p> <p><u>Workaround</u></p> <p>Write 00h to pull-up resistor option register 10 (PU10) during initialisation immediately after a reset or in the I/O register window.</p> <p>This workaround has been implemented in products with control code D and later.</p>
15	Baud rate setting for variable-length serial interface CSI4	<p><u>Details</u></p> <p>On CSI4 data is not transmitted correctly if the baud rate of variable length CSI (CSI4) is set to a transmission speed faster than or equal to the operating clock of the CPU.</p> <p><u>Example:</u></p> <p>When operating at <math>f_{CPU} = f_{XX}/2</math>, the baud rate <math>f_{XX}/2</math> cannot be selected  When operating at <math>f_{CPU} = f_{XX}/4</math>, the baud rates <math>f_{XX}/2</math> and <math>f_{XX}/4</math> cannot be selected  When operating at <math>f_{CPU} = f_{XX}/8</math>, the baud rates <math>f_{XX}/2</math>, <math>f_{XX}/4</math> and <math>f_{XX}/8</math> cannot be selected</p> <p>When operating at <math>f_{CPU} = f_{XX}</math> all baud rates can be selected. This restriction does not apply to CSI0 – CSI3 or UART0 – UART1.</p> <p><u>Workaround:</u></p> <p>Do not use baud rates faster than or equal to the operating clock of the CPU for CSI4.</p>



16	Double interrupt execution	<p><u>Details</u></p> <p>An interrupt that should occur only once occurs twice if the following three conditions occur simultaneously while interrupts are enabled:</p> <ol style="list-style-type: none"> <li>1) A bit manipulation instruction (set1, clr1, not1 or tst1) is executed on an interrupt request flag (xxIFn) of an interrupt control register (xxICn).</li> <li>2) Interrupt processing involving the hardware of the same register occurs</li> <li>3) There is a DMA startup while executing the above bit operation</li> </ol> <p>Remark: xx: Identification name of a peripheral unit (WDT, P, WTNI, TM, CSI, SER, ST, AD, DMA, WTN, KR, IIC) n: peripheral unit number</p> <p>If the abovementioned condition appears, the Interrupt Request Flag, which is normally reset to 0 at the acknowledge of interrupt processing, will not be reset. Consequently, after returning from interrupt processing (reti instruction), the interrupt processing is executed again. This does not happen if DMA is not used.</p> <p><u>Example:</u></p> <p>During a bit manipulation operation using the clr1 instruction on the interrupt request flag of the CSIC0 register (CSIF0), the non-masked INTCSI0 interrupt occurs at the same time as a DMA startup. As a result the INTCSI0 interrupt processing is executed twice.</p> <p><u>Workaround:</u></p> <ol style="list-style-type: none"> <li>1) Insert a DI instruction before and an EI instruction after executing a bit manipulation instruction on an interrupt request flag (xxIFn) of an interrupt control register (xxICn) to avoid carrying out interrupt processing immediately after executing the bit manipulation instruction.</li> <li>2) When interrupt processing begins, the hardware enters a state where interrupts are disabled. Clear the interrupt request flag in all interrupt processing routines before executing the EI instruction.</li> </ol>
----	----------------------------	--

		 <p>Figure 1. Normal Interrupt Processing</p>  <p>Figure 2. Interrupt Processing Affected by This Phenomenon</p>  <p>Figure 3. Countermeasure (1)</p>  <p>Figure 4. Countermeasure (2)</p> <p>Remarks xx: Identification name of each peripheral unit (WDT, P, WTN1, TM, CS, SER, ST, AD, DMA, WTM, KR, IIC, IEB) N: Peripheral unit number (0 to 7)</p>
17	16-bit timer (one-shot pulse mode)	<p>16-bit timer one-shot pulse output function</p> <p><u>Details</u></p> <p>When using the one-shot pulse function of timers 0,1 and 7 via a software trigger, the level of the T1pin or its alternate function port cannot be changed.</p> <p>Because the trigger is also enable in this case, the trigger will inadvertently clear &amp; start even if the level of T1 pin or its alternate function port is changed, causing a pulse to be output at an unintended timing.</p>

18	EI instruction	<p>Interrupt servicing acknowledgement after EI instruction</p> <p><u>Details</u></p> <p>In this product at least 7 clocks are required as determination time between the generation of an interrupt and its acknowledgement. Because instructions continue to be executed in this period, if the DI instruction(interrupt disable) is executed, interrupts become disabled. This cause all interrupts to be held pending until the re-execution of the EI instruction (interrupt enable).</p> <p>Since this determination time is also when the EI instruction is executed, at least 7 clocks must be allowed before interrupts can be acknowledged after execution of the EI instruction. Consequently, if the DI instruction is executed before these 7 clocks have elapsed, interrupts will be held pending and not acknowledged.</p> <p>To ensure proper acknowledgement of interrupts therefore, insert an instruction (other than those below) of at least 7 execution clocks between the EI and DI instruction.</p> <ul style="list-style-type: none"> <li>- IDLE/STOP mode setting</li> <li>- EI, DI instruction</li> <li>- RETI instruction</li> <li>- LDSR instruction (for PSW) register</li> <li>- Access to interrupt control register (xxICn)</li> </ul> <p>Example: When EI instruction processing is invalid</p> <pre> DI :           ; MK flag = 0 (interrupt enable) :           ; Interrupt request generation (IF flag = 1) EI JR, LP1 :           ; :           ; LP1: DI           ← : </pre> <p>7 clcoks have not elapsed between EI an DI instructions (3 clocks)</p> <p>Workaround example:</p> <pre> DI :           ; MK flag = 0 (interrupt enable) :           ; Interrupt request generation (IF flag = 1) EI NOP         ; 1system clock NOP         ; 1system clock NOP         ; 1system clock NOP         ; 1system clock JR, LP1     ; 3 system clocks (branch to LP1 routine) : : LP1: DI           ← :           ; Interrupt servicing executed on 8<sup>th</sup> clock :           ; after EI instruction </pre>
----	----------------	--

19	Power save function	<p><u>Details</u></p> <p>If the affected products are used under the following conditions, a discrepancy may occur between the address indicated by the program counter (PC) and the address at which the instruction is actually read following the release of the power save mode.</p> <ol style="list-style-type: none"> <li>1. A power save mode (IDLE or STOP) is set while an instruction is being executed on the external ROM.</li> <li>2. The power save mode is released by an interrupt.</li> <li>3. The next instruction is executed while interrupts are in a pending state following the release of the power save mode. Note that interrupts are held pending under any of the following conditions: <ul style="list-style-type: none"> <li>- The NP flag of the PSW register is 1. (NMI servicing in progress/set by software)</li> <li>- The ID flag of the PSW register is 1. (Interrupt servicing in progress/DI instruction/set by software)</li> <li>- The EI (interrupt enable) state had been set during interrupt servicing to enable multiple interrupt servicing, but was released by an interrupt with the same priority than the interrupt being serviced.</li> </ul> </li> </ol> <p>The operation is shown below, using the power save mode setting example from the user's manual.</p> <p>(rD: PSC setting value, rX : Value written to PSW, rY: Value written back to PSW, assuming PSW has been set)</p> <pre> ldsr    rX, 5          ; Sets PSW to the value of rX st.b    r0, PRCMD[r0]  ; Writes to PRCMD st.b    rD, PSC[r0]    ; Sets the PSC register          (PSC setting) ldsr    rY, 5          ; Returns the value of PSW      ( 4 bytes) nop      ; 2 to 5 NOP instructions                    ( 6 bytes) * nop      ;  ( 8 bytes) * nop      ;  (10 bytes)* nop      ;  (12 bytes)* nop      ;  (14 bytes)* (Next instructions) ;                               (16 bytes) </pre> <p>* the event occurs here:  &lt;1&gt; Discrepancy with PC  &lt;2&gt; Instructions ignored</p> <p><u>Workaround</u></p> <ol style="list-style-type: none"> <li>1. Do not use a power save mode (IDLE or STOP) while instruction is being executed on the external ROM.</li> <li>2. If it necessary to use a power save mode (IDLE or STOP) while an instruction is being executed on the external ROM, take the software countermeasures shown below. <ul style="list-style-type: none"> <li>- Insert 6 NOP instructions 4 bytes after an instruction that writes to the PSC register.</li> </ul> </li> </ol>
----	---------------------	--

## OPERATING PRECAUTIONS for IE-703037-MC-EM1

		<p>Insert the br 2 instruction after the NOP instructions to eliminate the PC discrepancy.</p> <p><u>Example</u></p> <p>(rD: PSC setting value, rX: Value written to PSW, rY: Value written back to PSW, assuming PSW has been set)</p> <pre> lds      rX, 5                ; Sets PSW to the value of rX st.b     r0, PRCMD[r0]        ; Writes to PRCMD st.b     rD, PSC[r0]          ; Sets the PSC register lds      rY, 5                ; Returns the value of value  nop nop nop nop nop nop  br 2                          ; &lt;2&gt; Eliminates PC discrepancy </pre>
20	Products emulation restriction	<p><u>Details</u></p> <p>The following product cannot be emulated.</p> <p>V850/SB1: μPD70F3032B(Y), μPD70F3033B(Y), μPD703032B(Y), μPD703030B(Y), μPD703033B(Y), μPD703031B(Y)</p> <p>V850/SB2: μPD70F3035B(Y), μPD703035B(Y), μPD703034B(Y), μPD70F3037H(Y), μPD703037H(Y), μPD703036H(Y)</p>

## (C) Revision History

### Initial issue:

Date: Feb. 09, 1999

### 2<sup>nd</sup> issue:

Date: Jun. 10, 1999

Changes:        Update

### 3<sup>rd</sup> issue:

Date: Sep. 21, 1999

Changes:        Update

### 4<sup>th</sup> issue:

Date: May. 08, 2001

Changes:

added new version, control code D

added additional description to restriction no. 12 on P11

added additional description to restriction no. 13 on interrupt in STOP/IDLE mode

added additional description to restriction no. 14 Initial value of pull up register P10

added (C) Revision History

### 5<sup>th</sup> issue:

Date: Jan. 28, 2002

Changes:

added disclaimer

added table of contents

added additional description to restriction no. 15, on CSI4

added additional description to restriction no. 16, on double interrupt execution

added additional description to restriction no. 17, 16-bit timer (one-shot pulse mode)

added additional description to restriction no. 18, EI instruction

added additional description to restriction no. 19, power save function

6<sup>th</sup> issue:

Date: May. 24, 2002

Changes:

- added new version, control code E
- corrected no. 5
- corrected no. 6
- corrected no. 8
- added no. 20