

## 384-OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 256 GRAY SCALES)

- ★ The  $\mu$ PD16742 is a source driver for TFT-LCDs capable of dealing with displays with 256 gray scales. Data input is based on digital input configured as 8 bits by 6 dots (2 pixels), which can realize a full-color display of 16,777,216 colors by output of 256 values  $\gamma$ -corrected by an internal D/A converter and 11 external power modules. Because the output dynamic range is as large as  $V_{SS2} + 0.1$  V to  $V_{DD2} - 0.1$  V, level inversion operation of the LCD's common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion, n-line inversion and column line inversion when mounted on a single side, this source driver is equipped with a built-in 8-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. The D/A converter, which incorporates a digital offset circuit, is suitable for an LCD panel in which liquid crystal transmittance in positive and negative polarities is different. Assuring a maximum clock frequency of 65 MHz when driving at 3.0 V, this driver is applicable to SXGA and XGA-standard TFT-LCD panels.

### FEATURES

- CMOS level input
- 384-output channel
- Input of 8 bits (gradation data) by 6 dots
- Capable of outputting 256 values by means of 11 external power modules and a D/A converter (C-DAC)
- ★ • Output dynamic range  $V_{SS2} + 0.1$  V to  $V_{DD2} - 0.1$  V
- ★ • Logic Part Power Supply Voltage ( $V_{DD1}$ ) :  $3.3 \pm 0.3$  V
- ★ • Driver Part Power Supply Voltage ( $V_{DD2}$ ) :  $9.0 \pm 0.5$  V
- High-speed data transfer:  $f_{MAX.} = 65$  MHz (internal data transfer speed when operating at  $V_{DD1} = 3.0$  V)
- Apply for dot-line inversion, n-line inversion and column line inversion
- ★ • Output voltage polarity reverse is possible (POLA)
- ★ • Input data reverse function is incorporated (POLB (O/E))
- Output offset for different eight values can be controlled by offset signals (three signals)


### ORDERING INFORMATION

Part Number	Package
$\mu$ PD16742N-xxx	TCP (TAB package)

The TCP's external shape is customized. To order your TCP's external shape, please contact a NEC salesperson.


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.  
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

★ 1. BLOCK DIAGRAM



**Remark** /xxx indicates active low signal.

## 2. PIN CONFIGURATION (μPD16742N-xxx)



**Caution** This figure does not specify the TCP package.

## 3. PIN FUNCTIONS

(1/2)

Pin Symbol	Pin Name	Description
S <sub>1</sub> to S <sub>384</sub>	Driver output	The D/A converted 256-gray-scale analog voltage is output.
D <sub>00</sub> to D <sub>07</sub>	Display data input	The display data is input with a width of 48 bits, viz., the gray scale data (8 bits) by 6 dots (2 pixels). 8-bit input : D <sub>X0</sub> : LSB, D <sub>X7</sub> : MSB
D <sub>10</sub> to D <sub>17</sub>		
D <sub>20</sub> to D <sub>27</sub>		
D <sub>30</sub> to D <sub>37</sub>		
D <sub>40</sub> to D <sub>47</sub>		
D <sub>50</sub> to D <sub>57</sub>		
R <sub>1</sub> /L	Shift direction control input	These refer to the start pulse input/output pins when driver ICs are connected in cascade. The shift directions of the shift registers are as follows. R <sub>1</sub> /L = H (Right shift) : STHR (input) → S <sub>1</sub> → S <sub>384</sub> → STHL (output) R <sub>1</sub> /L = L (Left shift) : STHL (input) → S <sub>384</sub> → S <sub>1</sub> → STHR (output)
STHR	Right shift start pulse input/output	Start pulse I/O pin at cascade connection. The display data is acquired when the high level is read at the rising edge of CLK.  Right shift : STHR is input. STHL is output. Left shift : STHL is input. STHR is output.
STHL	Left shift start pulse input/output	
CLK	Shift clock input	Refers to the shift register's shift clock input. The display data is incorporated into the data register at the rising edge. At the rising edge of the 64th clock after the start pulse input, the start pulse output reaches the high level, thus becoming the start pulse of the next-level driver. Start pulse high level is read at rising edge of CLK, start to load the display data from next rising edge of CLK.  Also, after start pulse input and CLK input 66 pulses, it stops to load the display data and it makes contents of shift register clear at rising edge of STB.
STB	Latch input	After the contents of data register is transferred to a latch at a rising edge and is cleared, operation of analog output voltage for output voltage is started.
INH	Inhibit input	At the falling edge complete calculation of analog output voltage, and output the voltage appointed by display data.
POLA	Polarity input	This signal is read at the rising edge of latch signal and determines the output voltage polarity to reference voltage of each output pin. POLA = L : Pins with even number are negative output. Pins with odd number are positive output. POLA = H : Pins with even number are positive output. Pins with odd number are negative output.
POLB(O) POLB(E)	Data inversion	By inputting a switching signal to this pin, this pin enables the data whose polarity is reversed to be read. POLB(O) and POLB(E) are a data reverse control pin for D <sub>0x</sub> – D <sub>2x</sub> and D <sub>3x</sub> – D <sub>5x</sub> , respectively. POLB(O/E) = H : Acquires with displayed data reversed POLB(O/E) = L : Acquires raw displayed data
V <sub>ref</sub>	Reference power supply	This terminal is the input reference power supply need to calculation output.  Please refer to <b>5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE.</b>

(2/2)

Pin Symbol	Pin Name	Description
V <sub>0</sub> to V <sub>9</sub>	γ-corrected power supplies	Input the γ-corrected power supplies from outside by using operational amplifier. Make sure to maintain the following relationships. $V_{ref} - 0.1 \text{ V} \geq V_0 \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_5 \geq V_6 \geq V_7 \geq V_8 \geq V_9 \geq V_{SS2} + 0.1 \text{ V}$ $V_{ref} - 0.1 \text{ V} \geq V_9 \geq V_8 \geq V_7 \geq V_6 \geq V_5 \geq V_4 \geq V_3 \geq V_2 \geq V_1 \geq V_0 \geq V_{SS2} + 0.1 \text{ V}$ During the gray scale voltage output, be sure to keep the gray scale level power supply at a constant level.
D <sub>10</sub> to D <sub>12</sub>	Offset control	This pin determines offset voltage. For the offset voltage for each input data, refer to <b>9. OFFSET VOLTAGE</b> .
V <sub>DD1</sub>	Logic power supply	3.3 V ± 0.3 V
V <sub>DD2</sub>	Driver power supply	9.0 V ± 0.5 V
V <sub>SS1</sub>	Logic ground	Grounding
V <sub>SS2</sub>	Driver ground	Grounding

#### 4. CAUTION

- (1) The power start sequence must be V<sub>DD1</sub> → logic input (Hi or Low) → V<sub>DD2</sub> → V<sub>ref</sub> → V<sub>0</sub> to V<sub>9</sub> in that order. Reverse this sequence to shut down. Be sure to observe this power sequence even during a transition period.
- (2) To stabilize the supply voltage, please be sure to insert each 0.1μF, 0.47μF bypass capacitor between V<sub>DD1</sub>-V<sub>SS1</sub> and V<sub>DD2</sub>-V<sub>SS2</sub>. Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about 0.01μF is also advised between the γ-corrected power supply terminals (V<sub>0</sub> to V<sub>9</sub>) and V<sub>SS2</sub>.
- (3) We recommend to use Operational Amplifier to lower input impedance of “γ-corrected voltage” and “γ-corrected reference power supply” input terminal.  
Please input this terminal stabilized voltage. In case of input high impedance switching signals, applied voltage to this terminal is getting to instability, and may not be correctly displayed.

## 5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE


### 5.1 Calculation of output voltage in 8-bit input

$$(V_{\text{ref}} - 0.1 \text{ V} \geq V_0 \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_5 \geq V_6 \geq V_7 \geq V_8 \geq V_9 \geq V_{\text{SS2}} + 0.1 \text{ V})$$

Gray Scale	Binary	Input Data								Output Voltage	Output Voltage
		D <sub>X7</sub>	D <sub>X6</sub>	D <sub>X5</sub>	D <sub>X4</sub>	D <sub>X3</sub>	D <sub>X2</sub>	D <sub>X1</sub>	D <sub>X0</sub>	S <sub>2n</sub> (POLA=H), S <sub>2n-1</sub> (POLA=L)	S <sub>2n-1</sub> (POLA=H), S <sub>2n</sub> (POLA=L)
0	00 <sub>H</sub>	0	0	0	0	0	0	0	0	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_8 + (V_9 - V_8) \times 31/32\}$	$V_8 + (V_9 - V_8) \times 31/32$
1	01 <sub>H</sub>	0	0	0	0	0	0	1	1	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_8 + (V_9 - V_8) \times 30/32\}$	$V_8 + (V_9 - V_8) \times 30/32$
⋮	⋮					⋮				⋮	⋮
30	1E <sub>H</sub>	0	0	0	1	1	1	1	0	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_8 + (V_9 - V_8) \times 1/32\}$	$V_8 + (V_9 - V_8) \times 1/32$
31	1F <sub>H</sub>	0	0	0	1	1	1	1	1	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times V_8$	$V_8$
32	20 <sub>H</sub>	0	0	1	0	0	0	0	0	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_7 + (V_8 - V_7) \times 31/32\}$	$V_7 + (V_8 - V_7) \times 31/32$
33	21 <sub>H</sub>	0	0	1	0	0	0	1	1	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_7 + (V_8 - V_7) \times 30/32\}$	$V_7 + (V_8 - V_7) \times 30/32$
⋮	⋮					⋮				⋮	⋮
62	3E <sub>H</sub>	0	0	1	1	1	1	1	0	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_7 + (V_8 - V_7) \times 1/32\}$	$V_7 + (V_8 - V_7) \times 1/32$
63	3F <sub>H</sub>	0	0	1	1	1	1	1	1	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times V_7$	$V_7$
64	40 <sub>H</sub>	0	1	0	0	0	0	0	0	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_6 + (V_7 - V_6) \times 31/32\}$	$V_6 + (V_7 - V_6) \times 31/32$
65	41 <sub>H</sub>	0	1	0	0	0	0	1	1	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_6 + (V_7 - V_6) \times 30/32\}$	$V_6 + (V_7 - V_6) \times 30/32$
⋮	⋮					⋮				⋮	⋮
94	5E <sub>H</sub>	0	1	0	1	1	1	1	0	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_6 + (V_7 - V_6) \times 1/32\}$	$V_6 + (V_7 - V_6) \times 1/32$
95	5F <sub>H</sub>	0	1	0	1	1	1	1	1	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times V_6$	$V_6$
96	60 <sub>H</sub>	0	1	1	0	0	0	0	0	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_5 + (V_6 - V_5) \times 31/32\}$	$V_5 + (V_6 - V_5) \times 31/32$
97	61 <sub>H</sub>	0	1	1	0	0	0	1	1	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_5 + (V_6 - V_5) \times 30/32\}$	$V_5 + (V_6 - V_5) \times 30/32$
⋮	⋮					⋮				⋮	⋮
126	7E <sub>H</sub>	0	1	1	1	1	1	1	0	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_5 + (V_6 - V_5) \times 1/32\}$	$V_5 + (V_6 - V_5) \times 1/32$
127	7F <sub>H</sub>	0	1	1	1	1	1	1	1	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times V_5$	$V_5$
128	80 <sub>H</sub>	1	0	0	0	0	0	0	0	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_4 + (V_5 - V_4) \times 31/32\}$	$V_4 + (V_5 - V_4) \times 31/32$
129	81 <sub>H</sub>	1	0	0	0	0	0	1	1	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_4 + (V_5 - V_4) \times 30/32\}$	$V_4 + (V_5 - V_4) \times 30/32$
⋮	⋮					⋮				⋮	⋮
158	9E <sub>H</sub>	1	0	0	1	1	1	1	0	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_4 + (V_5 - V_4) \times 1/32\}$	$V_4 + (V_5 - V_4) \times 1/32$
159	9F <sub>H</sub>	1	0	0	1	1	1	1	1	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times V_4$	$V_4$
160	A0 <sub>H</sub>	1	0	1	0	0	0	0	0	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_3 + (V_4 - V_3) \times 31/32\}$	$V_3 + (V_4 - V_3) \times 31/32$
161	A1 <sub>H</sub>	1	0	1	0	0	0	1	1	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_3 + (V_4 - V_3) \times 30/32\}$	$V_3 + (V_4 - V_3) \times 30/32$
⋮	⋮					⋮				⋮	⋮
190	BE <sub>H</sub>	1	0	1	1	1	1	1	0	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_3 + (V_4 - V_3) \times 1/32\}$	$V_3 + (V_4 - V_3) \times 1/32$
191	BF <sub>H</sub>	1	0	1	1	1	1	1	1	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times V_3$	$V_3$
192	C0 <sub>H</sub>	1	1	0	0	0	0	0	0	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_2 + (V_3 - V_2) \times 31/32\}$	$V_2 + (V_3 - V_2) \times 31/32$
193	C1 <sub>H</sub>	1	1	0	0	0	0	1	1	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_2 + (V_3 - V_2) \times 30/32\}$	$V_2 + (V_3 - V_2) \times 30/32$
⋮	⋮					⋮				⋮	⋮
222	DE <sub>H</sub>	1	1	0	1	1	1	1	0	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_2 + (V_3 - V_2) \times 1/32\}$	$V_2 + (V_3 - V_2) \times 1/32$
223	DF <sub>H</sub>	1	1	0	1	1	1	1	1	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times V_2$	$V_2$
224	E0 <sub>H</sub>	1	1	1	0	0	0	0	0	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_1 + (V_2 - V_1) \times 31/32\}$	$V_1 + (V_2 - V_1) \times 31/32$
225	E1 <sub>H</sub>	1	1	1	0	0	0	1	1	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_1 + (V_2 - V_1) \times 30/32\}$	$V_1 + (V_2 - V_1) \times 30/32$
⋮	⋮					⋮				⋮	⋮
254	FE <sub>H</sub>	1	1	1	1	1	1	1	0	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times \{V_1 + (V_2 - V_1) \times 1/32\}$	$V_1 + (V_2 - V_1) \times 1/32$
255	FF <sub>H</sub>	1	1	1	1	1	1	1	1	$(4+\alpha)/\alpha \times V_{\text{ref}} - 4/\alpha \times V_0$	$V_0$

## 5.2 Curved line of output voltage

(POLA = H,  $\alpha = 4$ ,  $V_{\text{ref}} - 0.1 \text{ V} \geq V_0 \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_5 \geq V_6 \geq V_7 \geq V_8 \geq V_9 \geq V_{\text{SS2}} + 0.1 \text{ V}$ )



## 6. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

The reference power supply of the D/A converter is made up of a capacitance ladder circuit, which minimizes current flow into the  $\gamma$ -corrected power supply pins. However, in the LCD driver of previous R-DAC systems the resistance ratio between the  $\gamma$ -corrected power supply pins was set to be identical to the  $\gamma$ -corrected voltage ratio used for an actual LCD panel. Such a function is not available in this product. Therefore,  $\gamma$ -corrected voltage directly becomes D/A converter reference power voltage in the IC. Determine  $\gamma$ -corrected voltage based on the data of  $\gamma$  characteristics of a LCD panel described in **5. RELATIONS BETWEEN INPUT DATA AND OUTPUT VOLTAGE**.

## 7. INPUT FORMAT OF DISPLAY DATA

**Data format : 8 bits  $\times$  2 RGBs (6 dots)**

**Input width : 48 bits (2-pixel data)**

**(1) R<sub>i</sub>/L = H (Right shift)**


Output	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	...	S <sub>383</sub>	S <sub>384</sub>
Data	D <sub>00</sub> to D <sub>07</sub>	D <sub>10</sub> to D <sub>17</sub>	D <sub>20</sub> to D <sub>27</sub>	D <sub>30</sub> to D <sub>37</sub>	...	D <sub>40</sub> to D <sub>47</sub>	D <sub>50</sub> to D <sub>57</sub>

**(2) R<sub>i</sub>/L = L (Left shift)**

Output	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	...	S <sub>383</sub>	S <sub>384</sub>
Data	D <sub>00</sub> to D <sub>07</sub>	D <sub>10</sub> to D <sub>17</sub>	D <sub>20</sub> to D <sub>27</sub>	D <sub>30</sub> to D <sub>37</sub>	...	D <sub>40</sub> to D <sub>47</sub>	D <sub>50</sub> to D <sub>57</sub>

## 8. RELATIONSHIP BETWEEN STB, POL, AND OUTPUT WAVEFORM

The output buffer consists of an operational amplifier circuit that does not perform recharge operation. Therefore, driver output current I<sub>VOH</sub> is the charging current to the LCD, and I<sub>VOL</sub> is the discharging current.





## 9. OFFSET VOLTAGE

Determine the coefficient  $\alpha$  of  $V_{OUT}$  based on the offset control pins ( $D_{f0} - D_{f2}$ ). Relationship between input data and  $\alpha$  are listed as follows.

$D_{f0}$	$D_{f1}$	$D_{f2}$	$\alpha$
0	0	0	4.0
1	0	0	4.4
0	1	0	4.6
1	1	0	4.8
0	0	1	5.0
1	0	1	5.2
0	1	1	5.4
1	1	1	5.6

**Remark**  $V_{OUT} = (4 + \alpha) / \alpha \times V_{ref} - 4 / \alpha \times \{V_m + (V_{m+1} - V_m) \times n / 32\}$

## 10. ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings ( $T_A = +25^\circ\text{C}$ ,  $V_{SS1} = V_{SS2} = 0\text{ V}$ )

Parameter	Symbol	Ratings	Unit
Logic Part Power Supply Voltage	$V_{DD1}$	$-0.5$ to $+6.0$	V
Driver Part power Supply Voltage	$V_{DD2}$	$-0.5$ to $+10.0$	V
Logic Part Input Voltage	$V_{I1}$	$-0.5$ to $V_{DD1} + 0.5$	V
Driver Part Input Voltage	$V_{I2}$	$-0.5$ to $V_{DD2} + 0.5$	V
Logic Part Output Voltage	$V_{O1}$	$-0.5$ to $V_{DD1} + 0.5$	V
Driver Part Output Voltage	$V_{O2}$	$-0.5$ to $V_{DD2} + 0.5$	V
Operating Temperature Range	$T_A$	$-10$ to $+75$	$^\circ\text{C}$
Storage Temperature Range	$T_{\text{stg}}$	$-55$ to $+125$	$^\circ\text{C}$

**Caution** If the absolute maximum rating of even one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

Recommended Operating Range ( $T_A = -10$  to  $+75^\circ\text{C}$ ,  $V_{SS1} = V_{SS2} = 0\text{ V}$ )

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Logic Part Supply Voltage	$V_{DD1}$	3.0	3.3	3.6	V
Driver Part Supply Voltage	$V_{DD2}$	8.5	9.0	9.5	V
Driver Part Output Voltage Range	$V_O$	$V_{SS2} + 0.1$		$V_{DD2} - 0.1$	V
$\gamma$ -Corrected Voltage	$V_O$ to $V_9$	$V_{SS2} + 0.1$		$V_{\text{ref}} - 0.1$	V
$\gamma$ -Corrected Reference Power Supply	$V_{\text{ref}}$		$0.5 V_{DD2}$	5.5	V
Maximum Clock Frequency	$f_{\text{max.}}$	65			MHz

**Electrical Specifications ( $T_A = -10$  to  $+75^\circ\text{C}$ ,  $V_{DD1} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{DD2} = 9.0\text{ V} \pm 0.5\text{ V}$ ,  $V_{SS1} = V_{SS2} = 0\text{ V}$ )**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
High-Level Input Voltage	$V_{IH}$	CLK, STB, R/L, INH, POLA, POLB,	$0.7 V_{DD1}$		$V_{DD1}$	V
Low-level Input Voltage	$V_{IL}$	D <sub>00</sub> to D <sub>07</sub> , D <sub>10</sub> to D <sub>17</sub> , D <sub>20</sub> to D <sub>27</sub> ,	0		$0.3 V_{DD1}$	V
Input Leak Current	$I_{IL}$	D <sub>30</sub> to D <sub>37</sub> , D <sub>40</sub> to D <sub>47</sub> , D <sub>50</sub> to D <sub>57</sub> , D <sub>10</sub> to D <sub>12</sub>	-1.0		+1.0	$\mu\text{A}$
High-Level Output Voltage	$V_{OH}$	STHR (STHL), $I_{OH} = -1.0\text{ mA}$	$V_{DD1} - 0.5$			V
Low-level Output Voltage	$V_{OL}$	STHR (STHL), $I_{OL} = +1.0\text{ mA}$			$V_{SS1} + 0.5$	V
Driver Output Current ( $V_{DD2} = 9.0\text{ V}$ )	$I_{VOH}$	$V_{DD1} = 3.3\text{ V}$ , $INH = 0\text{ V}$ $V_{OUT} = 8.4\text{ V}$ , $V_O = 8.9\text{ V}$		-0.18	-0.1	mA
	$I_{VOL}$	$V_{DD1} = 3.3\text{ V}$ , $INH = 0\text{ V}$ $V_{OUT} = 0.6\text{ V}$ , $V_O = 0.1\text{ V}$	0.06	0.13		mA
Output Voltage Deviation	$\Delta V_O$	$V_{DD1} = 3.3\text{ V}$ , $V_{DD2} = 9.0\text{ V}$ $V_{OUT} = 0.5 / 3.0 / 5.0 / 8.0\text{ V}$		$\pm 10$	$\pm 20$	mV
Logic Part Dynamic Current Consumption	$I_{DD1}$	$V_{DD1} = 3.3\text{ V}$ , with no load		7	20	mA
Driver Part Dynamic Current Consumption	$I_{DD2}$	$V_{DD2} = 9.0\text{ V}$ , with no load		8	16	mA

**Remarks**1.  $V_{OUT}$  indicates application voltage to output pins.  $V_O$  indicates output voltage to output pins.

2. For logic part dynamic current consumption, the TYP. value is based on the condition while the screen is displayed in entirely dark or entirely light and the MAX. value is based on the condition while the screen is displayed in chess board pattern.

**Switching Characteristics ( $T_A = -10$  to  $+75^\circ\text{C}$ ,  $V_{DD1} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{DD2} = 9.0\text{ V} \pm 0.5\text{ V}$ ,  $V_{SS1} = V_{SS2} = 0\text{ V}$ )**


Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Start Pulse Delay Time	$t_{PLH1}$	$C_L = 10\text{ pF}$ , CLK $\rightarrow$ STHL (STHR)	2		15	ns
Driver Output Delay Time	$t_{PLH2}$	$V_{DD2} = 9.0\text{ V}$ , $R_L = 5.0\text{ k}\Omega$ , $C_L = 70\text{ pF}$ , $V_O = 0.1\text{ V} \rightarrow 8.9\text{ V}$		4.0	(T.B.D.)	$\mu\text{s}$
	$t_{PLH3}$			8.5	(T.B.D.)	$\mu\text{s}$
	$t_{PHL2}$	$V_O = 8.9\text{ V} \rightarrow 0.1\text{ V}$		4.0	(T.B.D.)	$\mu\text{s}$
	$t_{PHL3}$			8.5	(T.B.D.)	$\mu\text{s}$
Input Capacitance	$C_{I1}$	$T_A = +25^\circ\text{C}$ , STHR (STHL)		10	15	pF
	$C_{I2}$	$T_A = +25^\circ\text{C}$ , $V_O$ to $V_9$ , $V_{ref}$		900		pF
	$C_{I3}$	$T_A = +25^\circ\text{C}$ , STHR(STHL), $V_O$ to $V_9$ , Except $V_{ref}$		5	10	pF

# Timing Requirement

( $T_A = -10$  to  $+75^{\circ}\text{C}$ ,  $V_{DD1} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{DD2} = 9.0\text{ V} \pm 0.5\text{ V}$ ,  $V_{SS1} = V_{SS2} = 0\text{ V}$ )

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	$PW_{CLK}$		15			ns
Clock Pulse High Period	$PW_{CLK(H)}$		3			ns
Clock Pulse Low Period	$PW_{CLK(L)}$		3			ns
STB Pulse Width	$PW_{STB}$		1			CLK
INH Pulse Width	$PW_{INH}$		1			CLK
Data Setup Time	$t_{SETUP1}$		2			ns
Data Hold Time	$t_{HOLD1}$		2			ns
Start Pulse Setup Time	$t_{SETUP2}$		2			ns
Start Pulse Hold Time	$t_{HOLD2}$		2			ns
POLB Setup Time	$t_{SETUP3}$		2			ns
POLB Hold Time	$t_{HOLD3}$		2			ns
STB Pulse Rise Timing	$t_{SRT1}$		1			CLK
Start Pulse Rise Timing	$t_{SRT2}$		1			CLK
INH Rise Timing	$t_{IRT}$		1			μs
★ CLK-INH Time	$t_{CLK-INH}$	$CLK \uparrow \rightarrow INH \downarrow$	4			ns
★ INH-CLK Time	$t_{INH-CLK}$	$INH \uparrow \rightarrow CLK \uparrow$	4			ns
★ POLA-STB Time	$t_{POLA-STB}$	$POLA \uparrow \text{ or } \downarrow \rightarrow STB \uparrow$	4			ns
★ STB-POLA Time	$t_{STB-POLA}$	$STB \downarrow \rightarrow POLA \uparrow \text{ or } \downarrow$	4			ns
★ CLK-STB Time	$t_{CLK-STB}$	$CLK \uparrow \rightarrow STB \uparrow$	4			ns
★ STB-CLK Time	$t_{STB-CLK}$	$STB \uparrow \rightarrow CLK \uparrow$	4			ns

★ 11. SWITCHING CHARACTERISTICS WAVEFORM (In case of XGA drive)



**Remark** Unless otherwise specified, the input level is defined to be  $V_{IH} = 0.7 V_{DD1}$ ,  $V_{IL} = 0.3 V_{DD1}$ .

## 12. RECOMMENDED SOLDERING CONDITIONS

The following conditions must be met for soldering conditions of the  $\mu$ PD16742.

For more details, refer to the **Semiconductor Device Mounting Technology Manual (C10535E)**.

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

### $\mu$ PD16742N-xxx : TCP (TAB package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C: heating for 2 to 3 seconds: pressure 100 g (per solder)
	ACF (Adhesive Conductive Film)	Temporary bonding 70 to 100°C: pressure 3 to 8 kg/cm <sup>2</sup> : time 3 to 5 secs. Real bonding 165 to 180°C: pressure 25 to 45 kg/cm <sup>2</sup> : time 30 to 40 secs. (When using the anisotropy conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd.)

**Caution** To find out the detailed conditions for packaging the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more packaging methods at a time.

**NOTES FOR CMOS DEVICES****① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

**② HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

**③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## Reference Documents

NEC Semiconductor Device Reliability / Quality Control System (C10983E)

Quality Grades to NEC's Semiconductor Devices (C11531E)

- **The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.**
  - No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
  - NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
  - Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
  - While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
  - NEC devices are classified into the following three quality grades:  
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
    - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
    - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
    - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
- The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.