

Renesas Microcomputer

32-bit Microcontrollers



Empower your creativity

The V850 high-performance microcontrollers answer many different application system needs. They realize extremely low power consumption and low noise while offering high performance and a wide array of functions.

The broad V850 product lineup provides the best solution for your next-generation system.



INDEX

Roadmap/Featu	ires		04
	V850 Product Lineup · · · · · 4 Renesas Electronics 78K and V850 Microcontroller Roadmap · · · · 5	Application Examples · · · · · 5 5 Keys of V850 · · · · 6	U-T
Product Lineup			
	Low-End Lineup · · · · · · 8 High-End Lineup · · · · · · 10 ASSP Lineup (Inverter Control, etc.) · · · 12 ASSP Lineup (Dashboard Control, Body Control) · · 14	ASSP Lineup (CAN) · · · · · · 16 ASSP Lineup (Car Audio/Vehicle Navigation Control) • 18 Memory Lineup · · · · · 20 Package Lineup · · · · 22	<u>n</u> 8
CPU			24
	CPU Roadmap ······ 24 CPU Comparison ···· 24 PFESiP Roadmap ···· 25	V850 Architecture ·······26 V850E1, V850ES Architecture ···30 V850E2, V850E2M Architecture ···31	24
Variety of Peripheral Fe	eatures /		
	Memory Access	All Flash 32-bit USB MCU (V850ES/Jx3-H, V850ES/Jx3-U) · · · · · 38 All Flash 32-bit Ethernet Controller MCU (V850ES/Jx3-E) · · · · · · 39 All Flash MCUs (V850E2/MN4) with 32-bit high-performance CPU cores · · 40	32
Performance			41
	V850 Benchmark · · · · · · · · 41	Low Power Consumption · · · · · 41	71
Solution			47
	Solutions for V850 · · · · · 42 Rotating · · · · · 42 Speaking · · · · 42	Showing · · · · · · 43 Connecting · · · · · 43	42
Flash)		
	Features · · · · · · · · 44 Rewrite Modes · · · · · · 44	Flash Specification List · · · · · 45	44
Product Specification	n List /		4.5
	Low-End Lineup (5 V Operation) • 46 Low-End Lineup (3 V Operation) • 47 High-End Lineup • • • • • 56 ASSP Lineup (Inverter Control, etc.) • • 58	ASSP Lineup (Dashboard Control, Body Control) • •63 ASSP Lineup (CAN) • • • • • • • 73 ASSP Lineup (Car Audio/Vehicle Navigation Control) • 80	46
Development Enviro	onment /		0.4
	Development Environment Lineup 85 Integrated Development Environment 86 Software Products 87 Emulator 88	Flash Memory Programmers •• 90 Mass production support environment for your needs. ••• 93 Development Tools ••••• 94 Information on Renesas Partners •• 95	84
Information Availa	ability ————		
	V850 Website · · · · · · · 96		96

V850 Product Lineup

An expanding lineup of continuously evolving V850 microcontrollers

V850E2M CPU

200 MHz @ 512 MIPS



200 MHz @ 432 MIPS



150 MHz @ 323 MIPS

High-end lineup

High performance: On-chip MEMC/DMAC

- Frequency: 33 to 200 MHz
- Parallel pipeline processing (V850E2, V850E2M)
- Memory size: ROM: ROMless to 2048 KB RAM: 4 to 200 KB
- Package: 100 to 304 pins (QFP & FBGA)
- Frequency: 13 to 160 MHz

Dashboard control

Network support

Inverter control

DVC control

• Memory size: ROM: ROMless to

Car infotainment control

ASSP lineup

2048 KB RAM: 4 to 192 KB

• Package: 64 to 256 pins (QFP & FBGA)



50 MHz @ 103 MIPS



20 MHz @ 23 MIPS

Low-end lineup

High cost-performance


- Frequency: 16 to 50 MHz
- Memory size: ROM: ROMless to 1024 KB RAM: 4 to 124 KB
- Package: 40 to 144 pins (QFN & QFP & FBGA)



Standard lineup

Field-specific lineup

Renesas Electronics 78K and V850 Microcontroller Roadmap



Application Examples

The V850 microcontrollers are suitable for many application fields and raise the commercial value of your system.

Automotive



Engines, car infotainment, dashboards, power steering, ABS

Audio

compatible instruction sets



Portable audio, component stereo systems, home theater

Portable devices



PDAs, IC recorders

Cameras



DVC, DSC, SLR cameras

Computer peripherals



LBP, PPC, MFP, inkjet printers, scanners, fax machines

Home appliances



Air conditioners, refrigerators, washing machines, microwave ovens

Industrial equipment



Video and recording equipment



Blu-ray players, Blu-ray recorders, industrial cameras

Other



Electronic instruments, electric bidets, toys, learning devices, remote controllers, etc.


5 Keys of V850

5 reasons why you should choose a V850 microcontroller

Performance of 20 to over 500 MIPS using a single instruction set **High performance**



- Compared to 8-bit or 16-bit microcontrollers, V850 microcontrollers offer a MIPS performance that is at least 10 times higher for the same frequency, and 2 to 3 times higher at the actual application level (based on Renesas Electronics evaluation).
- V850 microcontrollers can operate at frequencies 1/2 to 1/3 those of 8-bit or 16-bit microcontrollers, lowering the system power consumption.
- The V850 CPU, V850ES CPU, V850E1 CPU, V850E2 CPU, and V850E2M CPU are compatible at the object level.




Product lineup

Low-end/High-end/ASSP lineups





- 16- to 32-bit market designed for high cost-performance
- High-end lineup: Designed for high performance and include an on-chip memory controller and
- ASSP lineup: Field-specific product lineup, that includes on-chip dedicated hardware




Additional functions Rich solution lineup **Additional functions** Gaming machines Portable devices Electronic dictionaries DSC infotainment Human interfaces Image processing Middleware V850 microcontrollers add value to your system Home because you can add functions to an existing system File systems by using middleware appliances By using V850 and middleware, you no longer need a Networks lot of peripheral ICs which reduces your development Telephones time and system costs * Middleware from a partner company is used.

System LSI PFESiP® Roadmap Smooth transition to PFESiPs System Processes Design environment Micro-fabrication technology Chip design environment Multi-laver wiring technology Synthesis/verification CPU DSP oftware development environment Mixed-process technology Hardware/software coordinated design Analog IP 🖳 Memory Flash V850 microcontrollers are also being actively used as ASIC CPU cores, helping you transition smoothly to PFESiP development. Logic DRAM • The following elements essential for PFESiPs are provided when you need them: <1> Leading-edge process technology IP cores <2> High-performance CPU cores MPU DSP DRAM <3> Rich lineup of IP cores SRAM, AV. communication <4> Top-down design environment BUS, high-speed I/O <5> Flexible application design next-generation CPU 1000 V850E2M 750 500 V850E2 90 nm process 300 0.13 um 150 V850E1 0.15 µm 100 Under planning 0.25 µm 50 0.35 µm V850 process Generation * PFESiP EP-1, PFESiP EP-2, and PFESiP EP-3 are custom microcontrollers that integrate a V850 microcontroller and logic LSI



Low-End Lineup



Remark See Product Specification List (pp. 46 to 55) for details about the product specifications.

Features

• V850ES/HE3, HF3, HG3, HJ3

- All Flash products
- 69 MIPS @ 32 MHz, 66 MIPS @ 32 MHz (μPD70F3757 only), 3.7 to 5.5 V operation (A/D converter: 4.0 to 5.5 V)
- ROM/RAM: 128 KB/8 KB to 512 KB/32 KB
- On-chip multi-channel A/D converter, POC, LVI, DMAC, on-chip debugger, 3-phase inverter control, and SSCG*
- 64-pin LQFP (HE3), 80-pin LQFP (HF3), 100-pin LQFP (HG3), 144-pin LQFP (HJ3)
- * Spread spectrum frequency synthesizer clock generator

• V850ES/JE3-E, JF3-E, JG3-E, JH3-E, JJ3-E

- All Flash products
- 103 MIPS @ 50 MHz, 2.85 to 3.6 V operation (A/D converter, USB controller: 3.0 to 3.6 V)
- ROM/RAM: 64 KB/32 KB* to 512 KB/124 KB**
- USB controller: USB 2.0 function (full-speed) × 1 ch, Ethernet controller × 1 ch
- 64-pin WQFN (JE3-E), 80-pin LQFP (JF3-E), 100-pin LQFP/121-pin FBGA (JG3-E), 128-pin LQFP (JH3-E), 144-pin LQFP (JJ3-E)
- * Includes 16 KB of data-only RAM.
- ** Includes 64 KB of data-only RAM.

• V850ES/JC3-H, JE3-H, JG3-H, JH3-H, JG3-U, JH3-U

CERTIFIED USB

- All Flash products
- 98 MIPS @ 48 MHz, 2.85 to 3.6 V operation (A/D converter, USB controller: 3.0 to 3.6 V)
- ROM/RAM: 16 KB/8 KB to 512 KB/56 KB*
- USB controller: USB 2.0 function (full-speed) × 1 ch, USB 2.0 host (full-speed) × 1 ch (JG3-U, JH3-U only)
- 40-pin WQFN (JC3-H), 48-pin LQFP/WQFN (JC3-H), 64-pin LQFP/WQFN (JE3-H), 64-pin FBGA (µPD70F3824), 100-pin LQFP (JG3-H, JG3-U), 128-pin LQFP (JH3-H, JH3-U)
- * Includes 8 KB of data-only RAM.

• V850ES/JG3, JJ3

- All Flash products
- 69 MIPS @ 32 MHz, 2.85 to 3.6 V operation (A/D converter: 3.0 to 3.6 V)
- ROM/RAM: 384 KB/32 KB, 512 KB/40 KB, 768 KB/60 KB, 1024 KB/60 KB
- On-chip multi-channel serial interface, LVI, clock monitor, DMAC, and on-chip debugger
- 5 V withstand voltage ports incorporated, and 5 V output is possible by setting N-ch open-drain output
- 100-pin LQFP (JG3), 144-pin LQFP (JJ3)

• V850ES/JC3-L, JE3-L, JF3-L, JG3-L

- All Flash products
- 43 MIPS @ 20 MHz, 2.0 to 3.6 V operation (JG3-L*), 2.2 to 3.6 V operation (JC3-L, JE3-L, JF3-L)
- ROM/RAM: 16 KB/8 KB, 1024 KB/80 KB
- Low power operation 36 mW (3.0 V, 20 MHz)
- Function and pin compatibility with V850ES/Jx3 and can use V850ES/Jx3 development environment
- 5 V withstand voltage ports incorporated, and 5 V output is possible by setting N-ch open-drain output
- 40-pin WQFN (JC3-L), 48-pin LQFP/WQFN (JC3-L), 64-pin LQFP/FBGA/WQFN (JE3-L), 80-pin LQFP (JF3-L), 100-pin LQFP/121-pin FBGA (JG3-L)
- * 2.2 V to 3.6 V operation for $\mu PD70F3737$ and $\mu PD70F3738$

V850ES/ST2

- ROMless product with large-capacity RAM
- ■34 MHz, 3.0 to 3.6 V operation
- ROM/RAM: ROMless/48 KB
- 120-pin TQFP/144-pin LQFP

• V850ES/SG2-H, SJ2-H

- 66 MIPS @ 32 MHz, 3.0 to 3.6 V operation
- ROM/RAM: 512 KB/40 KB, 640 KB/48 KB
- On-chip multi-channel serial interface, clock monitor, CRC, DMAC, and on-chip debugger
- 5 V withstand voltage ports incorporated, and 5 V output is possible by setting N-ch open-drain output
- 100-pin LQFP (SG2-H), 144-pin LQFP (SJ2-H)

• V850ES/SG2, SJ2


- 43 MIPS @ 20 MHz, 2.85 to 3.6 V operation (A/D converter: 3.0 to 3.6 V)
- ROM/RAM: 256 KB/24 KB, 384 KB/32 KB, 512 KB/40 KB, 640 KB/48 KB
- On-chip multi-channel serial interface, LVI, clock monitor, CRC, DMAC, and on-chip debugger
- ■5 V withstand voltage ports incorporated, and 5 V output is possible by setting N-ch open-drain output
- ■100-pin LQFP (SG2), 100-pin QFP (SG2 (ROM: 256 KB/384 KB versions only)), 144-pin LQFP (SJ2)

V850ES/SG1


- Part of V850ES/SG2 lineup
- 43 MIPS @ 20 MHz, 2.85 to 3.6 V operation (A/D converter: 3.0 to 3.6 V)
- ROM/RAM: 256 KB/12 KB
- On-chip clock monitor
- ■5 V withstand voltage ports incorporated, and 5 V output is possible by setting N-ch open-drain output

9

100-pin LQFP/100-pin QFP



High-End Lineup



* Products that can operate at 66, 100, 133, and 150 MHz are available.

Remark See Product Specification List (pp. 56 and 57) for details about the product specifications.

Features

V850E2/MN4

- Ultra-high-speed dual-core CPU
- ■512 MIPS @ 200 MHz, internal 1.1 V to 1.3 V/ external 3.0 V to 3.6 V operation
- ROM/RAM: 2 MB/128 KB, 1 MB/128 KB, 1 MB/64 KB
- USB (Host, Function), Ethernet controller, DMAC, and CAN
- 304-pin FBGA

V850E2/ML4

- Ultra-high-speed single-core CPU
- ■512 MIPS @ 200 MHz, internal 1.1 V to 1.3 V/ external 3.0 V to 3.6 V operation
- ROM/RAM: 768 KB/128 KB,* 1 MB/128 KB*
- USB (Host, Function), Ethernet controller, DMAC, and CAN
- 216-pin LQFP
- * Includes 64 KB of expanded internal RAM.

• V850E/ME2, V850E2/ME3


- Real-time control with internal large-capacity RAM
- 323 MIPS @ 150 MHz (ME2), 432 MIPS @ 200 MHz (ME3), internal 1.5 V/external 3.3 V operation
- ROM/RAM: ROMIess/128 KB + 16 KB (ME2), ROMIess/168 KB + 32 KB (ME3)
- On-chip SSCG*, USB (function), SDRAM interface, DMAC, 8 KB instruction cache, 8 KB data cache (ME3 only), and on-chip debugger
- 176-pin LQFP (ME2), 176-pin QFP (ME3)
- * Spread spectrum frequency synthesizer clock generator

• V850E/MA3

- Over 100 MIPS single-chip microcontroller
- 158 MIPS @ 80 MHz, internal 2.5 V/external 3.3 V operation
- ■ROM/RAM: 256 KB/8 KB, 256 KB/16 KB, 256 KB/32 KB, 512 KB/16 KB, 512 KB/32 KB
- On-chip SDRAM interface, motor control, DMAC, D/A converter, and on-chip debugger
- 144-pin LQFP/161-pin FBGA


Application examples

MFP (Multifunction printer)




■ Thermal printer

Thermal Printer V850E/MA3



ASSP Lineup (Inverter Control, etc.)



Inverter control lineup

Remark See Product Specification List (pp. 58 to 62) for details about the product specifications.

Features

• V850E/IG4, IH4, IG4-H, IH4-H

- All Flash products, for inverter control
- ■197 MIPS @ 100 MHz, 1.5 V, 5.0 V, or 3.3 V operation (IG4-H and IH4-H only)
- ROM/RAM: 256 KB/24 KB, 384 KB/24 KB, 480 KB/24 KB
- On-chip USB controller (USB 2.0 peripheral (full-speed)) × 1 ch (IG4-H and IH4-H only), PWM timer for 3-phase inverter control × 2 ch (1 ch in the IG4-H), 2-phase encoder timer × 2 ch, six operational amplifiers, 12 comparators, two 12-bit A/D converters, one 10-bit A/D converter, DMAC, on-chip debugger (can be used with MINICUBE® and MINICUBE2), POC, LVI, and clock monitor
- ■100-pin LQFP (IG4, IG4-H), 128-pin LQFP (IH4, IH4-H)

• V850E/MA3

- For inverter control
- ■158 MIPS @ 80 MHz, internal 2.5 V/external 3.3 V operation
- ■ROM/RAM: 256 KB/8 KB, 256 KB/16 KB, 256 KB/32 KB, 512 KB/16 KB, 512 KB/32 KB
- On-chip SDRAM interface, 3-phase inverter control PWM timer, 2-phase encoder timer, DMAC, D/A converter, and on-chip debugger
- 144-pin LQFP/161-pin FBGA

• V850E/IF3, IG3

- All Flash products, for inverter control
- 131 MIPS @ 64 MHz, 3.5 to 5.5 V operation (A/D converter: 4.0 to 5.5 V)
- ■ROM/RAM: 128 KB/8 KB, 256 KB/12 KB
- On-chip 3-phase inverter control PWM timers (2 ch), 2-phase encoder timers (2 ch) (IF3: 1 ch), four operational amplifiers, eight comparators, two 12-bit A/D converters, one 10-bit A/D converter, DMAC, on-chip debugger (IF3: can be used with MINICUBE2, IG3: can be used with MINICUBE® and MINICUBE2), POC, LVI, clock monitor, and 5 V single power supply
- 80-pin LQFP (IF3), 100-pin LQFP (IG3), 161-pin FBGA (μPD70F3454)

V850E/IA3, IA4

- For inverter control
- 126 MIPS @ 64 MHz, internal 2.5 V/external 5 V operation
- ROM/RAM: 128 KB/6 KB, 256 KB/12 KB
- On-chip 3-phase inverter control PWM timers (2 ch) (IA3: 1 ch), 2-phase encoder timers (2 ch) (IA3: 1 ch), six operational amplifiers (5 in the IA3), six comparators (5 in the IA3), three A/D converters, DMAC, on-chip debugger (can be used with MINICUBE2), and clock monitor
- 80-pin QFP (IA3), 100-pin LQFP/100-pin QFP (IA4)

• V850E/IA1, IA2

- For inverter control
- ■103 MIPS @ 50 MHz, internal 3.0 to 3.6 V/external 4.5 to 5.5 V operation (IA1), 82 MIPS @ 40 MHz, 4.5 to 5.5 V operation (when using on-chip regulator) (IA2)
- ROM/RAM: 128 KB/6 KB (IA2), 256 KB/10 KB (IA1)
- On-chip 3-phase inverter control PWM timers (2 ch), 2-phase encoder timers (2 ch) (IA2: 1 ch), two A/D converters, and DMAC
- 100-pin LQFP/100-pin QFP (IA2), 144-pin LQFP (IA1)

• V850ES/HE3, HF3, HG3, HJ3

- All Flash products
- 69 MIPS @ 32 MHz, 66 MIPS @ 32 MHz (µPD70F3757 only), 3.7 to 5.5 V operation (A/D converter: 4.0 to 5.5 V)
- ROM/RAM: 128 KB/8 KB to 512 KB/32 KB
- On-chip 3-phase inverter control PWM timer, multi-channel A/D converter, POC, LVI, DMAC, on-chip debugger, inverter control, and SSCG*
- 64-pin LQFP (HE3), 80-pin LQFP (HF3), 100-pin LQFP (HG3), 144-pin LQFP (HJ3)
- * Spread spectrum frequency synthesizer clock generator

V850ES/IK1

- For inverter control
- 63 MIPS @ 32 MHz, 3.5 to 5.5 V operation (A/D converter: 4.5 to 5.5 V)
- ROM/RAM: 64 KB/4 KB, 128 KB/6 KB
- On-chip 3-phase inverter control PWM timer, two A/D converters, POC, LVI, and clock monitor
- On-chip debugger (can be used with MINICUBE2)
- 64-pin LQFP

V850ES/IE2


- All Flash products, for inverter control
- 39 MIPS @ 20 MHz, 3.5 to 5.5 V operation (A/D converter: 4.5 to 5.5 V)
- ROM/RAM: 64 KB/6 KB, 128 KB/6 KB
- On-chip 3-phase inverter control PWM timer, two A/D converters, POC, LVI, and clock monitor
- On-chip debugger (can be used with MINICUBE2)
- 64-pin LQFP

Application examples


■ 180° control for two motors

180° Control for Two Motors

V850E/IG4,IH4



ASSP Lineup (Dashboard Control, Body Control)



Remark See Product Specification List (pp. 63 to 72) for details about the product specifications.

Features

• V850E/DG3, DJ3, DL3

- All Flash products, for automotive electronics (dashboard control applications)
- 126 MIPS @ 64 MHz (DJ3, DL3), 69 MIPS @ 32 MHz (DJ3), 34 MIPS @16 MHz (DG3),
 3.2 to 5.5 V operation (A/D converter: 3.5 to 5.5 V)
- ROM/RAM: 128 KB/6 KB to 2048 KB/84 KB
- On-chip CAN (2 ch max.) and LIN-compatible UART (2 ch)
- On-chip meter driver, voltage comparator (DJ3, DL3 only), sound generator, POC, clock monitor, DMAC (DJ3, DL3 only), and SSCG*
- 100-pin LQFP (DG3), 144-pin LQFP (DJ3), 208-pin LQFP (DL3)
- * Spread spectrum frequency synthesizer clock generator

• V850E2/FL4-H

- All Flash products, for automotive electronics (body control applications)
- 324 MIPS @ 160 MHz, 3.0 to 5.5 V operation
- ROM/RAM: 2 MB/144 KB
- On-chip CAN (6 ch) and LIN-compatible UART (12 ch max.)
- On-chip multi-channel A/D converter, motor control, POC, LVI, clock monitor, DMAC, and on-chip debugger
- Random number generator
- FlexRay controller: 2 ch × 1 unit
- 208-pin QFP, 256-pin BGA

• V850E2/FE4-M, FF4-M

- All Flash products, for automotive electronics (body control applications)
- 205 MIPS @ 80 MHz. 3.0 to 5.5 V operation
- ROM/RAM: 256 KB/32 KB to 512 KB/48 KB
- On-chip CAN (1 ch) and LIN-compatible UART (3 ch max.)
- On-chip multi-channel A/D converter, motor control, POC, LVI, clock monitor, DMAC, on-chip debugger, and random number generator
- 64-pin LQFP (FE4-M), 80-pin LQFP (FF4-M)

• V850E2/FK4-G

- All Flash products, for automotive electronics (body control applications)
- 3.0 to 5.5 V operation
- ROM/RAM: 1024 KB/128 KB
- On-chip CAN (6 ch) and LIN-compatible UART (5 ch)
- On-chip multi-channel A/D converter, POC, LVI, clock monitor, DMAC, on-chip debugger, and random number generator
- FlexRay controller: 2 ch × 1 unit
- 176-pin LQFP

V850E2/FG4, FJ4, FK4, FL4

- All Flash products, for automotive electronics (body control applications)
- 162 MIPS @ 80 MHz, 3.0 to 5.5 V operation
- ROM/RAM: 512 KB/32 KB to 2 MB/144 KB
- On-chip CAN (5 ch max.) and LIN-compatible UART (12 ch max.)
- On-chip multi-channel A/D converter, motor control, POC, LVI, clock monitor, DMAC, on-chip debugger, and random number generator
- FlexRay controller: 2 ch × 1 unit (μPD70F4000 to μPD70F4012 only)
- 100-pin LQFP (FG4), 144-pin LQFP (FJ4), 176-pin LQFP (FK4), 208-pin QFP (FL4), 256-pin BGA (FL4)

• V850ES/FE3, FF3, FG3, FJ3, FK3

- All Flash products, for automotive electronics (body control applications)
- 98 MIPS @ 48 MHz, 69 MIPS @ 32 MHz, 3.3 to 5.5 V operation (A/D converter: 4.0 to 5.5 V)
- ROM/RAM: 128 KB/8 KB to 1024 KB/60 KB
- On-chip CAN (5 ch max.) and LIN-compatible UART (8 ch max.)
- On-chip multi-channel A/D converter, motor control, POC, LVI, clock monitor, DMAC, on-chip debugger, and SSCG*
- 64-pin LQFP (FE3), 80-pin LQFP (FF3), 100-pin LQFP (FG3), 144-pin LQFP (FJ3), 176-pin LQFP (FK3)
- * Spread spectrum frequency synthesizer clock generator

• V850ES/FE3-L, FF3-L, FG3-L

- All Flash products, for automotive electronics (body control applications)
- 43 MIPS @ 20 MHz, 3.3 to 5.5 V operation (A/D converter: 4.0 to 5.5 V)
- ROM/RAM: 64 KB/6 KB to 256 KB/16 KB
- On-chip CAN (1 ch) and LIN-compatible UART (3 ch max.)
- On-chip multi-channel A/D converter, POC, LVI, clock monitor, and on-chip debugger
- 64-pin LQFP (FE3-L), 80-pin LQFP (FF3-L), 100-pin LQFP (FG3-L)

• V850ES/FE2, FF2, FG2, FJ2

- For automotive electronics (body control applications)
- 43 MIPS @ 20 MHz, 3.5 to 5.5 V operation (A/D converter: 4.0 to 5.5 V)
- ROM/RAM: 64 KB/4 KB to 512 KB/20 KB
- On-chip CAN (4 ch max.) and LIN-compatible UART (4 ch max.)
- On-chip multi-channel A/D converter, POC, LVI, DMAC, and on-chip debugger
- 64-pin LQFP (FE2), 80-pin TQFP (FF2), 100-pin LQFP (FG2), 144-pin LQFP (FJ2)


P V850E2/FE4-L, FF4-L, FG4-L, FJ4-L, FK4-L

- All Flash products, for automotive electronics (body control applications)
- 109 MIPS @ 64 MHz, 82 MIPS @ 48 MHz, 3.0 to 5.5 V operation
- ROM/RAM: 256 KB/24 KB to 1.5 MB/96 KB
- On-chip CAN (2 ch max.) and LIN-compatible UART (5 ch max.)
- On-chip multi-channel A/D converter, POC, LVI, clock monitor, and on-chip debugger
- 64-pin LQFP (FE4-L), 80-pin LQFP (FF4-L), 100-pin LQFP (FG4-L), 144-pin LQFP (FJ4-L), 176-pin LQFP (FK4-L)

V850E/IA1

- For automotive electronics (body control applications)
- ■103 MIPS @ 50 MHz, internal 3.0 to 3.6 V/ external 4.5 to 5.5 V operation
- ROM/RAM: 256 KB/10 KB
- On-chip CAN (1 ch)
- On-chip 3-phase inverter control PWM timer, 2-phase encoder timer, two A/D converters, and DMAC
- 144-pin LQFP

ASSP Lineup (CAN)



Remark See Product Specification List (pp. 73 to 79) for details about the product specifications.

Features

• V850E2/MN4

- All flash products, for general-purpose applications
- ■512 MIPS @ 200 MHz, internal 1.1 to 1.3 V/ external 3.0 to 3.6 V operation
- ROM/RAM: 2 MB/128 MB, 1 MB/128 KB, 1 MB/64 KB
- On-chip CAN (2 ch)
- USB (Host, Function), Ethernet controller, and DMAC
- Ultra-high-speed dual-core CPU
- 304-pin FBGA

V850E2/ML4

- All flash products, for general-purpose applications
- 512 MIPS @ 200 MHz, internal 1.1 V to 1.3 V/ external 3.0 V to 3.6 V operation
- ROM/RAM: 768 KB/128 KB*, 1 MB/128 KB*
- On-chip CAN (1 ch)
- USB (Host, Function), Ethernet controller, and DMAC
- 216-pin LQFP
- * Includes 64 KB of expanded internal RAM.

• V850E2/SG4-H,SJ4-H,SK4-H

- All Flash products, for car infotainment systems
- 325 MIPS @ 160 MHz, internal 1.1 to 1.3 V/ external 3.0 to 3.6 V operation
- ■ROM/RAM: 1 MB/96 KB to 2 MB/192 KB
- On-chip CAN (2 ch max.), IEBus (1 ch), LVI, DMAC, on-chip debugger, and Ethernet controller (V850E2/SK4-H only)
- ■100-pin LQFP (SG4-H), 144-pin LQFP (SJ4-H), 176-pin LQFP (SK4-H)

• V850ES/JE3-E, JF3-E, JG3-E, JH3-E, JJ3-E

- All Flash products, for general-purpose applications
- ■103 MIPS @ 50 MHz, 2.85 to 3.6 V operation (A/D converter, USB controller: 3.0 to 3.6 V)
- ROM/RAM: 256 KB/64 KB* to 512 KB/124 KB**
- ■CAN × 1 ch, UART supporting LIN x max 3 ch (JE3-E) to 8 ch (JJ3-E)
- USB controller: USB 2.0 function (full-speed) × 1 ch
- Ethernet controller × 1 ch
- 64-pin LQFP/WQFN (JE3-E), 64-pin FBGA (μPD70F3824),
 80-pin LQFP (JF3-E), 100-pin LQFP/121-pin FBGA (JG3-E),
 128-pin LQFP (JH3-E), 144-pin LQFP (JJ3-E)
- * Includes 16 KB of data-only RAM.
- ** Includes 64 KB of data-only RAM.

• V850ES/JC3-H, JE3-H, JG3-H, JH3-H

- All flash products, for general-purpose applications
- 98 MIPS @ 48 MHz, 2.85 to 3.6 V operation (A/D converter, USB controller: 3.0 to 3.6 V)
- ROM/RAM: 256 KB/24 KB to 256 KB/40 KB*
- On-chip CAN (1 ch) and LIN-compatible UART (4 ch or 5 ch max.)
- ■USB controller: USB 2.0 function (full-speed) × 1 ch
- 48-pin LQFP/WQFN (JC3-H), 64-pin LQFP/FBGA/WQFN (JE3-H), 100-pin LQFP (JG3-H), 128-pin LQFP (JH3-H)
- * Includes 8 KB of data-only RAM.

V850E/SJ3-H, SK3-H

- All flash products, for car infotainment systems
- 95 MIPS @ 48 MHz, 2.85 to 3.6 V operation (A/D converter: 3.0 to 3.6 V)
- ■ROM/RAM: 512 KB/60 KB (SJ3-H only), 768 KB/76 KB* (SJ3-H only), 1024 KB/76 KB*, 1280 KB/92 KB**, 1536 KB/92 KB**
- On-chip CAN (2 ch max.), UART (8 ch max. (including two UART channels with FIFO buffers)), IEBus (1 ch), multi-channel serial interface, LVI, clock monitor, CRC, DMAC, real-time counter, SSCG***, and on-chip debugger
- ■5 V withstand-voltage ports incorporated, and 5 V output is possible by setting N-ch open-drain output
- 144-pin LQFP (SJ3-H), 176-pin LQFP (SK3-H)
- * Includes 16 KB of expanded internal RAM.
- ** Includes 32 KB of expanded internal RAM.
- *** Spread spectrum frequency synthesizer clock generator

• V850ES/SG3, SJ3

- All Flash products, for car infotainment systems
- 69 MIPS @ 32 MHz, 2.85 to 3.6 V operation (A/D converter: 3.0 to 3.6 V)
- ROM/RAM: 256 KB/24 KB to 1024 KB/60 KB
- On-chip CAN (2 ch max.), LIN-compatible UART (4 ch max.), IEBus (1 ch), multi-channel serial interface, LVI, clock monitor, CRC, DMAC, and on-chip debugger
- ■5 V withstand-voltage ports incorporated, and 5 V output is possible by setting N-ch open-drain output
- 100-pin LQFP (SG3), 144-pin LQFP (SJ3)

• V850ES/SG2, SJ2, SG2-H, SJ2-H

- For car infotainment systems
- 43 MIPS @ 20 MHz, 2.85 to 3.6 V operation
 (A/D converter: 3.0 to 3.6 V) (SG2, SJ2)
 66 MIPS @ 32 MHz, 3.0 to 3.6 V operation (SG2-H, SJ2-H)
- ROM/RAM: 256 KB/24 KB (SG2, SJ2 only), 384 KB/32 KB (SG2, SJ2 only), 512 KB/40 KB, 640 KB/48 KB
- On-chip CAN (2 ch max.), LIN-compatible UART (4 ch max.), multi-channel serial interface, LVI (SG2, SJ2 only), clock monitor, CRC, DMAC, and on-chip debugger
- 5 V withstand-voltage ports incorporated, and 5 V output is possible by setting N-ch open-drain output
- 100-pin LQFP (SG2, SG2-H), 144-pin LQFP (SJ2, SJ2-H)

V850ES/SG1

USB

- For car infotainment systems
- ■43 MIPS @ 20 MHz, 2.85 to 3.6 V operation (A/D converter: 3.0 to 3.6 V)
- ROM/RAM: 128 KB/8 KB
- On-chip CAN (1 ch), clock monitor, and DMAC
- 5 V withstand-voltage ports incorporated, and 5 V output is possible by setting N-ch open-drain output
- 100-pin LQFP

ASSP Lineup (Car Audio/Vehicle Navigation Control)



Remark See Product Specification List (pp. 80 to 83) for details about the product specifications.

Features

V850E2/SG4-H, SJ4-H, SK4-H

- All Flash products, for car infotainment systems
- 325 MIPS @ 160 MHz, internal 1.1 to 1.3 V/external 3.0 to 3.6 V
- ROM/RAM: 1 MB/96 KB to 2 MB/192 KB
- On-chip LIN-compatible UART (5 ch max.), IEBus (1 ch), LVI, DMAC, on-chip debugger, and Ethernet controller (V850E2/SK4-H only)
- 100-pin LQFP (SG4-H), 144-pin LQFP (SJ4-H), 176-pin LQFP (SK4-H)

• V850E/SJ3-H, SK3-H

- All flash products, for car infotainment systems
- 95 MIPS @ 48 MHz, 2.85 to 3.6 V operation (A/D converter: 3.0 to 3.6 V)
- ROM/RAM: 512 KB/60 KB (SJ3-H only), 768 KB/76 KB* (SJ3-H only), 1024 KB/76 KB*, 1280 KB/92 KB**, 1536 KB/92 KB**
- On-chip UART (8 ch max. (including two UART channels with FIFO)), IEBus (1 ch), multi-channel serial interface, LVI, clock monitor, CRC, DMAC, real-time counter, SSCG***, and on-chip debugger
- 5 V withstand-voltage ports incorporated, and 5 V output is possible by setting N-ch open-drain output
- 144-pin LQFP (SJ3-H), 176-pin LQFP (SK3-H)
- * Includes 16 KB of expanded internal RAM.
- ** Includes 32 KB of expanded internal RAM.
- *** Spread spectrum frequency synthesizer clock generator

• V850ES/SG3, SJ3

- All Flash products, for car infotainment systems
- 69 MIPS @ 32 MHz, 2.85 to 3.6 V operation (A/D converter: 3.0 to 3.6 V)
- ROM/RAM: 256 KB/24 KB to 1024 KB/60 KB
- On-chip LIN-compatible UART (4 ch max.), IEBus (1 ch), multi-channel serial interface, LVI, clock monitor, CRC, DMAC, and on-chip debugger
- ■5 V withstand-voltage ports incorporated, and 5 V output is possible by setting N-ch open-drain output
- 100-pin LQFP (SG3), 144-pin LQFP (SJ3)

• V850ES/SG2-H, SJ2-H

- For car infotainment systems
- 66 MIPS @ 32 MHz, 3.0 to 3.6 V operation
- ROM/RAM: 512 KB/40 KB, 640 KB/48 KB
- On-chip LIN-compatible UART (4 ch max.), IEBus (1 ch), multi-channel serial interface, clock monitor, CRC, DMAC, and on-chip debugger
- 5 V withstand-voltage ports incorporated, and 5 V output is possible by setting N-ch open-drain output
- 100-pin LQFP (SG2-H), 144-pin LQFP (SJ2-H)

V850ES/SG2, SJ2

- For car infotainment systems
- 43 MIPS @ 20 MHz, 2.85 to 3.6 V operation (A/D converter: 3.0 to 3.6 V)
- ROM/RAM: 256 KB/24 KB, 384 KB/32 KB, 512 KB/40 KB, 640 KB/48 KB
- On-chip LIN-compatible UART (4 ch max.), IEBus (1 ch), multi-channel serial interface, LVI, clock monitor, CRC, DMAC, and on-chip debugger
- ■5 V withstand-voltage ports incorporated, and 5 V output is possible by setting N-ch open-drain output
- ■100-pin LQFP (SG2), 100-pin QFP (SG2 (ROM: 256 KB/384 KB versions only)), 144-pin LQFP (SJ2)

V850ES/SG1


- For car infotainment systems
- 43 MIPS @ 20 MHz, 2.85 to 3.6 V operation (A/D converter: 3.0 to 3.6 V)
- ROM/RAM: 256 KB/12 KB
- On-chip IEBus (1 ch) and clock monitor
- 5 V withstand-voltage ports incorporated, and 5 V output is possible by setting N-ch open-drain output
- 100-pin LQFP, 100-pin QFP

Application examples

■ Car audio

Car Audio

V850ES/SG3





Memory Lineup Flash memory version Mask ROM version Mask ROM/flash memory version FK4 FL4 FL4-H SJ3-H*5 SK3-H*5 FJ4-L FK4-L FJ4 FL4 FL4-H SG4-H SJ4-H SK4-H SJ3-H*5 SK3-H*5 SG4-H SJ4-H MN4 ML4*7 FK4-G FJ3-48*1 SJ3 JG3 SG3 DL3 FG4 FJ4 FK4 FG4-L FJ4-L FJ3-48*1 FG4-L FK4-L ML4*7 SJ3 JJ3 FG4 JG3-L SJ2-H SJ2 SG2-H SG2 SJ3 SG3 FG4 FE4-M FJ4 FF4-M FE4-L FG3-48*1 FF4-L HJ3 JG3 SJ2-H JG3-L SG2-H SJ2 SG2 JH3-U*2 JG3-H*2 JG3-U*2 JH3-H*2 JH3-U*2 FF4-L JG3 SJ2 FG4-L JG3-L SG2 FF4-M FJ2 SG3 JE3-H FJ2 SG1 MA3 JC3-L MA3 MA3 FG2 IG3 FJ3-32*1 JE3-L FE4-M JH3-H*2 JF3-E*2 FG3-32*1 JG3-L FE4-L IG4 FF2 IF3 FF4-L IH4 FG4-L IG4-H FF3 JF3-L DJ3-32*1 IA4 FF3-L HF3 FG3-L FE3-L FF3-L FF2 FE2 SA2 JC3-L JE3-H FF2 FG2 FG3-32*1 IG3 FF3 IF3 FE3 FE3-L IK1 HE3 FF3-L JG3-L FG3-L IA3 JF3-L SG1 JE3-L IE2 FE3-L FF3-L JE3-H FE3-L JF3-E*3 JE3-H JE3-H JE3-L ME3 Instruction RAM: 168 KB ME2 Instruction RAM: 128 KB ST2 ROM size 4 K 10 K 12 K 20 K 24 K 28 K 32 K 56 K 64 K 76 K 80 to 84 K 92 to 96 K 112 K 124 to 128 K 144 K 8 K 16 K 40 K 60 K

RAM size (bytes)

*1. -32: 32 MHz product, -48: 48 MHz product, -64: 64 MHz product *2. Includes 8 KB of data-only RAM. *3. Includes 16 KB of data-only RAM. *4. Includes 64 KB of data-only RAM. *5. Includes 32 KB of expanded internal RAM. *6. Includes 16 KB of expanded internal RAM. *7. Includes 64 KB of expanded internal RAM.

Package Lineup



64 .PIN

lo. of pins	64 pins
уре	FBGA (F1)
Size	5×5 mm
Pitch	0.5 mm
hickness	0.91 mm
ounted products	JE3-L



No. of pins	64 pins
Туре	FBGA (F1)
Size	6×6 mm
Pitch	0.65 mm
Thickness	1.11 mm
Mounted products	JE3-H



No. of pins	121 pins
Туре	FBGA (F1)
Size	8 × 8 mm
Pitch	0.65 mm
Thickness	0.91 mm
Mounted products	JG3-L, JG3-E



No. of pins	161 pins
Туре	FBGA (F1)
Size	10×10 mm
Pitch	0.65 mm
Thickness	1.13 mm
Mounted products	IG3



No. of pins	161 pins
Туре	FBGA (F1)
Size	13×13 mm
Pitch	0.8 mm
Thickness	1.13 mm
Mounted products	MA3



No. of pins	256 pins
Туре	BGA (F1)
Size	21 × 21 mm
Pitch	1.0 mm
Thickness	1.33 mm
Mounted products	FL4, FL4-H



No. of pins	304 pins
Туре	FBGA (F1)
Size	19 × 19 mm
Pitch	0.8 mm
Thickness	1.11 mm
Mounted products	MN4



40		
	40	
DIN	DIN I	

No. of pins	40 pins
Туре	WQFN (K8)
Size	6×6 mm
Pitch	0.5 mm
Thickness	0.75 mm
Mounted products	JC3-H, JC3-L



No. of pins	48 pins
Туре	WQFN (K8)
Size	7×7 mm
Pitch	0.5 mm
Thickness	0.75 mm
Mounted products	JC3-H, JC3-L



ı	No. of pins	64 pins
ı	Туре	WQFN (K8)
ı	Size	9×9 mm
ı	Pitch	0.5 mm
ı	Thickness	0.75 mm
ı	Mounted products	JE3-H, JE3-E, JE3-L





No. of pins	48 pins
Туре	LQFP (GA)
Size	7×7 mm
Pitch	0.5 mm
Thickness	1.4 mm
Mounted products	JC3-H, JC3-L



No. of pins	64 pins
Туре	LQFP (GA)
Size	7×7 mm
Pitch	0.4 mm
Thickness	1.4 mm
Mounted products	FE3-L



	No. of pins	64 pins
	Туре	LQFP (GB)
RRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRR	Size	10×10 mm
64	Pitch	0.5 mm
PIN	Thickness	1.4 mm
8808888888888	Mounted products	HE3, JE3-E, JE3-H,
		JE3-L, FE4-M, FE4-L, FE2, FE3, FE3-L



No. of pins	64 pins
Туре	LQFP (GC)
Size	14 × 14 mm
Pitch	0.8 mm
Thickness	1.4 mm
Mounted products	IK1, IE2



No. of pins	80 pins
Туре	TQFP (GK)
Size	12 × 12 mm
Pitch	0.5 mm
Thickness	1.0 mm
Mounted products	FF2



No. of pins	80 pins
Туре	LQFP (GK)
Size	12 × 12 mm
Pitch	0.5 mm
Thickness	1.4 mm
Mounted products	FF3, HF3, JF3-L, JF3-E,
	FF4-L, FF4-M, FF3-L



No. of pins	80 pins
Туре	QFP (GC)
Size	14×14 mm
Pitch	0.65 mm
Thickness	1.4 mm
Mounted products	IA3



No. of pins	80 pins
Туре	LQFP (GC)
Size	14 × 14 mm
Pitch	0.65 mm
Thickness	1.4 mm
Mounted products	IF3, JF3-L



No. of pins	100 pins
Туре	LQFP (GC)
Size	14 × 14 mm
Pitch	0.5 mm
Thickness	1.4 mm
Mounted products	JG3, JG3-L, JG3-E, JG3-H, JG3-U, HG3, SG2, SG2-H, SG3, SG4-H, FG2, FG3, FG3-L, FG4-L, FG4, IA2, IA4, IG3, IG4, IG4-H, DG3, SG1



No. of pins	100 pins
Туре	LQFP (GF)
Size	14 × 20 mm
Pitch	0.65 mm
Thickness	1.4 mm
Mounted products	IG3, IG4, JG3-L



No. of pins	100 pins
Туре	QFP (GF)
Size	14 × 20 mm
Pitch	0.65 mm
Thickness	2.7 mm
Mounted products	SG1, SG2, IA2, IA4



No. of pins	120 pins
Туре	TQFP (GC)
Size	14 × 14 mm
Pitch	0.4 mm
Thickness	1.0 mm
Mounted products	ST2



No. of pins	128 pins
Type LQFP (GF)	
Size	14 × 20 mm
Pitch	0.5 mm
Thickness	1.4 mm
Mounted products	JH3-E, JH3-H, JH3-U,
	IH4, IH4-H



No. of pins	144 pins
Туре	LQFP (GJ)
Size	20 × 20 mm
Pitch	0.5 mm
Thickness	1.4 mm
Mounted products	JJ3, JJ3-E, HJ3, SJ2, SJ2-H, SJ3, SJ3-H, SJ4-H, ST2, FJ2, FJ3, FJ4-L, FJ4, MA3, IA1, DJ3



176 mine
176 pins
LQFP (GM)
24 × 24 mm
0.5 mm
1.4 mm
ME2, FK3, FK4-L, FK4,
FK4-G, SK3-H, SK4-H



No. of pins	176 pins
Туре	QFP (GM)
Size	24 × 24 mm
Pitch	0.5 mm
Thickness	2.7 mm
Mounted products	ME3




No. of pins	208 pins
Туре	QFP (GD)
Size	28 × 28 mm
Pitch	0.5 mm
Thickness	3.2 mm
Mounted products	DL3, FL4, FL4-H



No. of pins	216 pins
Туре	LQFP (GM)
Size	24 × 24 mm
Pitch	0.4 mm
Thickness	1.4 mm
Mounted products	ML4

CPU Roadmap



CPU Comparison

CPU Characteristics	V850	V850ES	V850E1	V850E2	V850E2M
Maximum operating frequency	20/33 MHz	20/32/48/50 MHz	66 ⇒ 100 ⇒ 150 MHz	200 MHz	200 MHz
Instructions	47	80	80	89	98
Maximum program memory space	16 MB	16 MB	64 MB	512 MB (internal 128 MB)	4 GB
Maximum data memory space	16 MB	16 MB	256 MB	4 GB	4 GB
Higher performance	5-stage pipeline Harvard architecture	Improved pipeline • Non-blocking load/store instructions - Parallel instruction execution (instruction execution in internal ROM) • Addition of branching/load pipe • Shift to 3-operand manipulations in 1 slot		7-stage pipeline Simultaneous execution of 2 instructions	Optimized instruction execution Enhanced ability to execute 2 instructions simultaneously Can be used with a single-precision or double-precision high-speed FPU
High code efficiency	2-byte instructions CISC instructions	Addition of C language compatible instructions (Switch instruction, Callt instruction, data conversion instruction, Prepare/Dispose instruction)		32-bit relative branch instruction 3-operand instruction Sum-of-products instruction Bit search instruction	5
Multiplier	$16 \times 16 \text{ bits} \Rightarrow 32 \text{ bit}$ operation	$\begin{array}{l} 16\times 16 \text{ bits} \Rightarrow 32\text{-bit operation} \\ 32\times 32 \text{ bits} \Rightarrow 64\text{-bit operation} \\ (32\text{-bit multiply instruction support)} \end{array}$			
Interrupt responsiveness	11 to 18 clocks	4 to 10 clocks			-

PFESiP Roadmap

PFESiP (Platform for Embedded System in a Package) is a new ASIC solution providing Gate Array quickly, cost-effectively, and safely with expanded functionality, by developing Gate Array and general-purpose function chips into SiPs, which are pre-verified and lined up as masters.

EP-3 overview


The EP-3, built around the V850E2M core, is the second in the EP (Embedded Processor) series of general-function chips incorporating a microcontroller. The EP-3 combines in a single package a Renesas 32-bit microcontroller and ASIC chips such as gate arrays or cell-based ICs. This platform makes it easy to create customized microcontroller products. The EP-3 delivers better CPU performance than the EP-1 and operates at a high speed of 266 MHz. It supports highspeed USB functions and adds new communication interface functions such as Ethernet and CAN. The optimal bus, memory, and DMAC configuration helps to eliminate internal bus bottlenecks.

EP-3 Features

- V850E2M CPU core, max. 266 MHz operation
- O Programmable logic (requires masking) Logic capacity: 160,000 to 1 million gates (EA-9HD/CB-12)
- O Multi-layer system bus
- O Memory bus: Entirely discrete external bus and SiP internal bus
- OInternal instruction RAM: Max. 512 KB
- Work RAM: 64 KB × 2
- O Internal DMA controller with descriptor function
- O Internal serial flash memory controller
- OUSB 2.0 HS ports: Host 1 ch, Function 1 ch
- Ethernet: Internal 10/100 EtherMAC
- O Power supply voltage: Internal 1.0 V, I/O 3.3 V (1.5 V with CB-12 user logic)
- O Low-heat-resistance PBGA package 550-pin (25 × 30 mm), 1 mm ball pitch 544-pin (27 × 27 mm), 1 mm ball pitch


EP Series applications

- O Factory automation and industrial equipment Servers, inverters, PLC equipment, measuring devices, machine tools, vending machines, security cameras, etc.
- Office equipment and consumer products Thermal/dot matrix printers, video/photo printers, card reader/writers, barcode readers, etc.




25

EP-3 block diagram



V850 Architecture


The V850 microcontrollers are single-chip RISC microcontrollers that use an architecture optimized for embedding, and have the following features:



32-bit barrel shifter


5-stage pipeline processing

The V850 microcontrollers use a 5-stage pipeline structure (5 stages from instruction fetch to writeback) that supports simultaneous processing of 5 instructions, thus enabling the execution of almost all instructions in just one clock cycle.




Harvard architecture

The V850 microcontrollers use Harvard architecture, which is designed so that the instruction bus and data bus can operate independently from each other, thereby preventing pipeline operation problems and ensuring efficient instruction execution.



32 general-purpose registers


The V850 microcontrollers have 32 general-purpose registers. Along with a hardware environment that is ideal for program execution, the development environment, including compilers, exploits these 32 registers to achieve program generation with superior code efficiency and execution performance.



For example, looking at the program execution time and code size changes when the number of registers used by the compiler is changed using the servo control module, we can see that the larger the number of registers, the better the program execution speed and the smaller the code size. However, from about 26 registers, the improvement in terms of execution speed and code size becomes smaller, and in the neighborhood of 32 registers, there are no more changes. This is why the V850 microcontrollers have been provided with 32 registers as a strict minimum requirement.

Software register bank

The number of registers can be selected from 22, 26, or 32 as a compiler option to efficiently execute application programs. Unused registers can be used as a software register bank for which backup and restore processing is not required during interrupt servicing or task switching, which increases the processing speed.



- ① Save the program counter, etc., to a backup register.
- ② Execute the interrupt restore instruction. Restore the program counter value, etc., from the backup register.
- ③ Save general-purpose registers to the stack.
- ④ Restore general-purpose registers from the stack.

General-purpose register configuration

0 Zero Register 1 Reserved for Address Generation	Name	Application	Operation
2	1		
3 Stack Pointer (SP)	r0	Zero register	Always holds "0"
4 Global Pointer (GP)	1		
5 Text Pointer (TP)	r1	Assembler	Used as working register for
6	11	reservation	address generation
7	1 —		g
8	12	Address/data vari	able register
9	11		•
10	71	(If real-time OS b	eing used does not use r2)
11	7		
12			
13	r3	Stack pointer	Used for stack frame
14	113	Stack politier	Occurrence in district
15	_		generation during function call
16	1		
17	r4	Global pointer	Used when accessing globa
18			variables in the data area
19	-		
20	r5	Text pointer	Used as register
21			for specifying
22			
23			the beginning of the text area
25	-		(program code allocation)
26	1		u ,
27	r6-r29	Address/data var	iable register
28	11.0.20		
29			
30 Element Pointer (EP)	r30	Element pointer	Used as base pointer
31 Link Pointer (LP)] .50	Lioinoni politici	
	5		for address
PC Program Counter	7		generation during memory
	-		access
	r31	Link pointer	Used during function
			call by compiler
			can by compiler
	PC	Program counter	Holds instruction addresses
			during program execution
			during program execution


System register configuration

	No.	System	Operand Specification		Application	
		Register Name	LDSR	STSR		
	0	EIPC	0	0	Register for saving status	
	1	EIPSW	0	0	during interrupt	
	2	FEPC	0	0	Register for saving status	
	3	FEPSW	0	0	during NMI	
	4	ECR	×	0	Interrupt source register	
	5 16	PSW	0	0	Program status word	
(CTPC	0	0	Register for saving status	
Supported by	17	CTPSW	0	0	during CALLT execution	
other than	18	DBPC	0	0	Register for saving status	
V850 CPU products	19	DBPSW	0	0	during exception/debug trap	
(20	CTBP	0	0	CALLT base pointer	
	6-15, 21-31	Reserved	×	×		

- x: Access prohibited LDSR: Instruction to load general-purpose register contents to system register
- \bigcirc : Access enabled STSR: Instruction to store system register contents to general-purpose register

Simple addressing

The increased amount of address calculations in the CPU in the case of complex addressing causes disturbances in the pipeline. As a result, address calculation becomes a bottleneck for pipeline processing making it difficult to raise the frequency and increase the performance. The V850 microcontrollers avoid this problem by supporting only simple addressing.




Addressing modes

Instruction addresses

• Relative addressing (PC dependent) Add 9 signed bits or 22 signed bits of data of the instruction code to the program counter. Register addressing (register indirect) Transfer the contents of the general-purpose register specified by the instruction (reg1) to the program counter (PC).

Operand addresses


- Register addressing Addressing that accesses the general-purpose register specified by the general-purpose specification field or a system register as an operand.
- Immediate addressing Addressing of 5-bit data or 16-bit data for manipulation in the instruction code.
- Based addressing Addressing that accesses memory, with the sum of the contents of the general-purpose register (reg1) and 16-bit displacement (disp16) used as the operand address.
- Bit addressing Addressing that accesses 1 bit of 1 byte of the memory space, with the sum of the contents of the general purpose register (reg1) and 16-bit displacement (disp16) that has been



2-byte basic instruction set

The V850 microcontrollers employ a 2-byte instruction code to perform basic processing to enable compact program development equivalent to 16-bit CISC microcontrollers.

- Improved object efficiency through ROMization programming Application of 2-byte instructions to all basic processing, consisting of load, store, arithmetic/logic operations, and branching.
- To realize ease of use, restrictions on 16-bit fixed-length instructions are partially removed through the incorporation of 32-bit instructions.
- Bit manipulation instructions, etc., are available.



CISC-like instructions for embedding (bit manipulation instructions)

The V850 microcontrollers support bit manipulation instructions ideal for manipulating the flags in I/O registers, which play a large role in embedding control.

- Improvement of operability of memory mapped I/O devices for control applications
- Manipulation of any 1 bit of byte data in the memory space
- Provision of test (tst1)/set (set1)/clear (clr1)/ invert (not1) instructions
- Effective for reducing object size and execution time since flags can be manipulated in 1-bit units using 1 instruction

	Example: Setting bit 6 of	of ASIM00 register to 1		
Bit Manipulation Instruction		When Not Used		
Coding example	set1 6, ASIM00[r0]	ld.b ASIM00[r0], r20 ori 0x0040, r20, r20 st.b r20, ASIM00[r0]	add -4, sp st.w r20, 0[sp]] Save r20 Id.b ASIM00[r0], r20 ori 0x0040, r20, r20 st.b r20, ASIM00[r0] Id.w 0[sp], r20 add 4, sp] Restore r20	
Object size	4 bytes	12 bytes	24 bytes	
Execution time	Execution time 4 clock cycles		8 clock cycles	

Multi-status flags

In the V850 microcontrollers, calculation results are reflected in registers as status flags. As a result, the delay branching that can occur in the RISC microcontrollers of other manufacturers does not occur and programs can be coded with the same feel as CISC microcontrollers.

- Easy coding using an assembler
- Improved object efficiency and execution speed


ZERO: Zero processing PLUS: Positive processing MINUS: Negative processing Example: Program that branches to positive/negative/zero according to register contents

CISC Microcontroller	V	850	Other Manufacture	ers' RISC Microcontroller
cmp ax, 0 jz ZERO jgt PLUS jmp MINUS	cmp bz bgt br	0, r10 ZERO PLUS MINUS	cmp/eq bt cmp/pl bt bra nop	#0, r10 ZERO r10 PLUS MINUS ;For delay branching

DSP function

The V850 microcontrollers provide a DSP function for executing high-speed multiplication and product-sum operations indispensable for digital signal processing such as image and speech processing.

- Direct data handling via general-purpose registers
- · Realization of digital signal processing through generalpurpose CPU
- High-speed 16-bit (V850, V850ES CPU) and 32-bit (V850E1 CPU) multiply/sum-of-products operations
- (Multiply: 1 to 2 clocks, sum-of-products: 3 clocks) • Effective for filter operations and matrix operations for feedback calculations in speed, position, and other servo control.




32-bit barrel shifter

The V850 microcontrollers can realize bit manipulations frequently used during signed data and image data processing using 1 instruction per clock cycle.

• Shifting of any number of bits (0 to 31) executable in 1 instruction per clock cycle

Improved execution speed and object efficiency Effective for extracting arbitrary bit lengths of image data and signed data (extracting code during MH/MR/MMR encoding, etc.)



CPU

V850E1, V850ES Architecture

The V850E1 and V850ES CPUs achieve high performance and higher code efficiency through the implementation of the following improvements to the V850 CPU.



Improved bus use efficiency

- Addition of branch/load pipes
- 2-clock branching
- Shorter interrupt insensitivity period Parallel execution of instructions


Shift to 3-operand manipulations in 1 slot

- Improved absolute performance
- Example: Synchronous processing of mov + add


Addition of high-level language-compatible instructions

- Improved code efficiency
- 10 to 15% improvement in object efficiency when C compiler used

Pipeline configurationNon-blo




Non-blocking load/store




Addition of branch/load pipes


Pipeline operation with branch instruction



• Parallel instruction execution (when executed by internal ROM)



• Shift to 3-operand manipulations in 1 slot



Addition of high-level language compatible instructions
 The V850E1 and V850ES CPUs have enhanced the instruction set of the V850 CPU as follows.

- ♦ switch (2 bytes)
- C language switch statement processing converted into instruction
- callt (2 bytes)/ctret (4 bytes)
- Table-reference branching
- Reducing size of call code that frequently
- Data conversion instructions (2 bytes)
 char short type cast executed using
- char, short type cast executed using 1 instruction
- sxh, sxb, zxb, and zxh instructions
- prepare/dispose (4 bytes)
- Function start/end processing executed using 1 instruction
- unsigned Load
- Reduction of unsigned manipulation code


- CPU as follows.

 ♦ mov imm32, reg (6 bytes/2 clock
 - cycles)
 Reduction of address setting code
 - ♦ mul/mulu (4 bytes)
 - Reduction of array address calculation
 - Improvement of sum-of-products performance
- Othe
- Bit manipulation (register indirect bit specification)
- cmov (conditional move), divide (div/ divu/divhu)
- sasf, endian conversion

V850E2, V850E2M Architecture

■ V850E2. V850E2M CPU features

♦ V850E2M high-performance CPU core: 512 MIPS @ 200 MHz Improved internal architecture for performance 1.6 times that the of the E1 and 1.2 that of the E2



- ◆ Backward instruction compatibility with V850E1, V850ES and V850E2 CPUs at object level
- ◆ 7-stage pipeline
- Execution cycle optimization (V850E2M)
- Eliminates flag hazards and speeds up conditional branching.
- ◆ Improved interrupt functions

	V850E1	V850E2	V850E2M
Channels	117	117	256
Priority	8 levels	8 levels	16 levels

- ◆ Processor protection functions (V850E2M)
 - System register protection
- Memory protection
- Peripheral device protection
- Timing monitoring


The above four functions detect or inhibit illegal use of system resources and improper monopolization of CPU execution time.

- ◆ Support of expanding application software sizes
- Address space (program/data) expansion
- Strengthened cache memory support


■ V850E2, V850E2M CPU main added functions

- ♦ High-speed division instructions (V850E2M)
 - Variable-step division instructions added for high-speed calculation.
- Single-precision and double-precision floating-point instructions (V850E2M)
- Compliant with IEEE 754-1985
- ◆ 32-bit relative branch instruction
 - Support of program space expansion
 - Long-distance branching performance, elimination of code efficiency losses
- ◆ 3-operand instructions (addition of target operations)
 - Higher speed processing of operations such as multiplex add/ subtract (64-bit operation, saturate operation) and bit shift.
- ◆ Sum-of-products instruction
- Higher speed 32-bit sum-of-products operation $(32 \times 32 + 64 \rightarrow 64 \text{ bits})$
- ◆ Bit search instruction
 - Bit row change point search for run length measurement, contributing to increased speed of conversion from integers to floating-point values, etc.

V850E2, V850E2M CPU pipeline configuration



○ V850E2, V850E2M CPU pipeline operation




Memory Access

SDRAM controller

Products: V850E/MA3, ME2, V850E2/ME3

- ◆ SDRAM connectable without external circuit
- ◆ CAS latency: 2, 3 supported
- ◆ CBR (automatic) refresh: Self refresh supported




DMA controller (provided in V850E, V850ES products)

Products: V850E/MA3, IA1, IA2, IA3, IA4, IF3, IG3, Ix4, Ix4-H, ME2, DJ3, DL3, Sx3-H, V850ES/Sx2, Sx2-H, Sx3, FG2, FJ2, Fx3, Jx3, Jx3-E, Jx3-L, Jx3-H, Jx3-U, Hx3

> V850E2/MN4, ML4, ME3, Fx4-L, Fx4, Fx4-M, Fx4-G, Fx4-H, Sx4-H

- ◆ Transfer targets: Memory-peripheral I/O, memory-memory
- ◆ Transfer mode: Single, single step (some products only), block transfer (some products only)
- ◆ Transfer units: 8/16 bits (8/16/32 bits for V850E/DL3, Ix4, Ix4-H) : 8/16/32 bits (V850E2/Fx4-L, Fx4-G)
 - : 8/16/32/128 bits (V850E2/MN4, Fx4, Fx4-M, Fx4-H, Sx4-H)
- ◆ Transfer type: 1-cycle transfer (some products only), 2-cycle transfer
- ◆ Number of transfers: 65536 max.




Analog Circuits

12-bit multifunction A/D converter

Products: V850E/IF3, IG3, Ix4, Ix4-H

- ◆ Simultaneous 12-bit A/D converter sampling of 2 circuits
- ◆ On-chip operational amplifier (×2.5 to ×10) for input level amplification
- ◆ On-chip overvoltage detection comparator




- *1. In the V850E/Ix4 and Ix4-H, the comparator reference voltage is generated by the on-chip D/A converter
- $^{\star}\text{2.}\,$ The V850E/IF3 and IG3 have four on-chip analog blocks.

32

10-bit multifunction A/D converter

Products: V850E/IA3, IA4 V850ES/IK1, IE2


- ◆ Simultaneous 10-bit A/D converter sampling of 2 circuits
- ◆ On-chip operational amplifier (×2.5/×5) for input level amplification (IA3, IA4 only)
- ◆ On-chip overvoltage detection comparator (IA3, IA4 only)



10-bit A/D converter (multi-stage buffer type)

Products: V850E/MA3, ME2, IA1, IA2 V850ES/Jx3, Hx3, etc.


- ◆ Conversion startable by software or hardware
- ◆ Select/scan mode switching possible



Operational amplifier, comparator

Products: V850E/IF3, IG3, Ix4, Ix4-H

- ◆ Input voltage settable in range of 2.5 times to 10 times
- ◆ Overcurrent detectable at positive and negative sides
- ◆ Timer output pin settable to high impedance after detection of overcurrent




D/A converter

Products: V850E/MA3, Sx3-H

V850ES/Sx2, Sx2-H, Sx3, Jx3, Jx3-H, Jx3-L (except for the 40-pin version), Jx3-U

- ◆ R-2R ladder method
- ♦ 8-bit resolution
- ◆ Operation mode: Normal mode/real-time output mode




Timer/Counter

Timer configuration during inverter control

Products: V850E/IA3, IA4, IF3, IG3, Ix4, Ix4-H, MA3 V850ES/IK1, IE2, Fx3, Hx3

- ♦ 0% and 100% output and 6-phase PWM output with deadtime possible
- ◆ Switchable anytime/batch overwrite for compare register
- ◆ A/D converter conversion start trigger generator




Up/down counter

Products: V850E/IA1, IA2, IA3, IA4, Ix3, Ix4, Ix4-H, MA3, ME2 V850E2/ME3, V850ES/Jx3-E, Jx3-H, Jx3-U

- ◆ 16-bit 2-phase encoder input possible
- ◆ Compare registers: 2

Capture/compare registers: 2




Real-time counter

Products: V850E/Sx3-H

V850ES/SA2, SA3, Jx3-E, Jx3-H, Jx3-U

- ♦ On-chip week, day, hour, minute, second counters
- ◆ Counting up to 4095 periods
- ◆ Support of interval interrupt generation at fixed intervals selectable from: 0.015625 s, 0.03125 s, 0.0625 s, 0.125 s, 0.25 s, 0.5 s, 1 s, 1 mn, 1 hr, 1 day



Serial Interface


LINBus

Products: V850ES/Sx2, Sx2-H, Sx3, Jx3, Jx3-E, Jx3-H, Jx3-L, Jx3-U, Hx3, V850ES/Fx2, Fx3, Fx3-L, V850E/Dx3

- ◆ Low-cost 1-wire network bus
- ◆ Sync break field (SBF) send/receive possible using hardware

(Send: 13 bits \leq SBF \leq 20 bits; Receive: SBF \geq 11 bits)


◆ Also generally usable as UART



IEBus controller

Products: V850ES/SG1, Sx2, Sx2-H, Sx3, V850E/Sx3-H, V850E2/Sx4-H

- ◆ Communication mode 1 supported
- ◆ Max. transfer bytes: 32 bytes/frame
- ♦ Max. transfer speed: Approx. 26 kbps




CAN

Products: V850E/IA1, Dx3, Sx3-H

V850ES/Sx2, Sx2-H, Sx3, Fx2, Fx3, Fx3-L, Jx3-E,

V850E2/Fx4-L, Fx4, Fx4-M, Fx4-H, Fx4-G, MN4, ML4, Sx4-H

- ◆ CAN protocol ver. 2.0 Part B (send/receive of standard and extended frames)
- ◆ Max. transfer rate: 1 Mbps
- ◆ 32 message buffer




Other

USB

Products: V850E/IG4-H, IH4-H, ME2 V850E2/ME3, MN4, ML4


- ◆ Compliant with Universal Serial Bus Specification
- ◆ Support of 12 Mbps (full speed) transfer
- Many endpoint configurations



ROM correction

Products: V850E/MA3, IA3, IA4, Dx3, Sx3-H V850ES/SG1, Sx2, Sx2-H, Sx3, IK1

- ◆ Instructions of address to be modified inserted to replace DBTRAP instruction (JMP r0 instruction in case of V850 CPU), branching to 0060H (0000H in case of V850 CPU)
- ◆ Program modification following switch to mask ROM possible
- ◆ Modified addresses: 4 points, 8 points* * V850E/DJ3, Sx3-H




* JMP r0 instruction for the V850 CPU

36


SSCG (Spread spectrum frequency synthesizer clock generator)

Products: V850E/ME2, Dx3, Sx3-H, V850ES/Hx3, Fx3 V850E2/ME3

- ◆ EMI peak noise reduction through input frequency modulation
- ◆ Large reduction in noise countermeasure time and cost
- ◆ Frequency modulation rate and modulation period changeable by register setting



Explanation of ROM correction operation




JMP r0 instruction in case of V850 CPU

Low-voltage detector (LVI)

Products: V850E/IF3, IG3, Ix4, Ix4-H, Sx3-H V850ES/Sx2, Sx3, Fx2, Fx3, Fx3-L, Jx3, Jx3-E, Jx3-H, Jx3-L, Jx3-U, Hx3, IK1, IE2 V850E2/Fx4-L, Fx4, Fx4-M, Fx4-H, Fx4-G, Sx4-H

- ◆ Detection voltage level changeable by using software
- ◆ Can be used in place of reset IC, lowering system costs
- ◆ Detection voltage not changeable after mode transition (security protection)



On-chip debugger

Products: V850E2/MN4, ML4, ME3*1, Fx4-L, Fx4, Fx4-M, Fx4-H, Fx4-G, Sx4-H V850E/ME2*2, MA3, IA4, IG3, Ix4, Ix4-H, DJ3, DL3, Sx3-H V850ES/Sx2, Sx2-H, Sx3, Fx2, Fx3, Fx3-L, Jx3, Jx3-E, Jx3-H, Jx3-L, Jx3-U, Hx3


- ◆ Realization of on-chip debugging of microcontroller with DCU (debug control unit)
- ◆ Compact and low-cost on-chip emulator
- Downloading
- ◆ Integrated debugger (ID850QB) supported
- *1. Tracing is possible by using the RTE-2000-TP made by Midas Lab
- *2. Tracing is possible by using the RTE-2000-TP made by Midas Lab Co., Ltd., or PARTNER-ET II, PARTNER-J made by Kyoto Micro Computer Co., Ltd.



Clock monitor

Products: V850E/IA3, IA4, IF3, IG3, Ix4, Ix4-H, Dx3, Sx3-H V850ES/SG1, Sx2, Sx2-H, Sx3, Fx2, Fx3, Fx3-L, Jx3, Jx3-E, Jx3-H, Jx3-L, Jx3-U, Hx3, IK1, IE2 V850E2/Fx4-L, Fx4, Fx4-M, Fx4-H, Fx4-G, Sx4-H

- ◆ Monitors abnormal stops of main clock by using internal oscillator
- ◆ During abnormal stop, entire system can be set to reset status
- ◆ Prevention of damage due to system deadlock or program loop




All Flash 32-bit USB MCU (V850ES/Jx3-H, V850ES/Jx3-U)

Overview


- ♦ High-performance CPU: 98 MIPS @ 48 MHz
- ◆ USB 2.0 compliant Built-in USB 2.0 function (full-speed) and USB 2.0 host (full-speed)* controller
 - * V850ES/JG3-U and V850ES/JH3-U only
- Extensive peripheral features
 Backward-compatible with V850ES/Jx3.

 Additional motor control capability and real-time counter available.



Overview of USB specifications

- ◆ Many USB-compliant features supported
- ◆ Products are USB certified




USB driver

USB function driver
 Sample code supplied by Renesas Electronics free of charge.
 Driver software provided by a partner company*.

◆ USB host driver

Driver software provided by a partner company $\!\!\!\!\!^*$.

* Partner companies: Tepco Uquest, Ltd., Grape Systems Inc., Ubiquitous Corporation



Starter kit

* Assuming connection of µPD720150.

- ◆ Two types: one for USB host and one for USB function
- ◆ Provides development environment enabling system-level USB evaluation

Item USB Type	For USB Host	For USB Function		
Part number	TK-850/JH3U-SP	TK-850/JG3H		
Device mounted in	μPD70F3769 (V850ES/JH3-U)	μPD70F3760 (V850ES/JG3-H)		
Main device features	512 KB flash memory, 48 KB + 8 KB RAM, USB 2.0 function, USB 2.0 host	256 KB flash memory, 32 KB + 8 KB RAM, USB 2.0 function		
Main features included	LCD with touch panel function, Ethernet, IrDA, audio I/O, external memory (SRAM), RS-232C, expansion connectors, debug I/F	Debug I/F, 7-seg LED, DIP switch		




All Flash 32-bit Ethernet Controller MCU (V850ES/Jx3-E)

Control your networks and systems using only the internal memory

- ♦ High-performance CPU of 103 MIPS @ 50 MHz
- ♦ Internal flash memory of up to 512 KB and RAM of up to 124 KB
- On-chip Ethernet controller
 On-chip 10/100 Mbps MAC eliminates the need to attach an external Ethernet controller


Block diagram



On-chip Ethernet controller lets you build a low-cost system

◆ MAC

- Enables IEEE802.3-compliant 10/100 Mbps full-duplex and half-duplex communication as well as flow control.
- Uses MII as the physical layer device (PHY) interface
- Includes an on-chip VLAN detector
- ◆ FIFO size: Transmission = 2 KB
 - Reception = 2 KB
- ◆ Dedicated Ethernet controller DMAC
- On-chip reception checksum calculator compliant with RFC1071



Enhanced development environment and network software

- ◆ Evaluation kit that can be used for evaluation and development at the system level
- ◆ Network software in the form of a TCP/IP protocol stack Renesas Electronics provides a free TCP/IP protocol stack -- the Compact TCP/IP Library*. TCP/IP protocol stacks are also available from our partner companies.
 - * Also includes web server and mail client software.



TK-850/JH3E+NET
(V850ES/JH3-E mounted)
Made by TESSERA Technology Inc.

TCP/IP protocol stacks provided by partner companies


Partner	TCP/IP protocol stack		
NEC Communication Systems	Qlism		
Nissin Systems Co., Ltd.	USNetPlus		
Zuken Elmic, Inc.	KASAGO		
Data Technology Inc.	Cente		
Ubiquitous Corporation	Ubiquitous TCP/IP		

All Flash MCUs (V850E2/MN4) with 32-bit high-performance CPU cores

Overview of functions

- ♦ V850E2M high-performance CPU core: 512 MIPS @ 200 MHz Products with dual CPU cores achieve world-top-class performance of 1,024 MIPS when operating at 200 MHz.
- Large-capacity flash memory supporting high-speed access:
 Max. 2 MB
- ◆ Many on-chip peripheral functions Ethernet controller, USB Function/USB Host, and CAN

Block diagram



Dual-Core CPUs block diagram


The V850E2/MN4 includes three high-speed internal buses to maximize the dual-core performance.

These buses allow various types of processing to be performed in parallel.

By maximizing the performance of each unit in this way, the overall performance can be dramatically improved.

Example of processing that can be performed in parallel:

- <1> Data is transferred at high speed from an external memory to an Ethernet peripheral by using DMA.
- <2> CPU1 executes CAN communication protocol processing while processing other data at the same time.
- <3> CPU2 processes the data from internal RAM2 while its high-performance CPU core executes high-speed calculations.
- <4>, <5> CPU1 and CPU2 execute no-wait instruction fetches from the microcontroller's large-capacity flash memory using the flash cache in each core.



Rich development envirenment Introducing Prism*, a dynamic analysis tool for multi-core microcontrollers (V850E2/MN4)

Prism is an analysis and verification environment that provides software optimized for implementing multi-core architecture. Prism provides virtual task division, core assignment, and data-dependent display features that allow software engineers to easily develop and realize the full potential of multi-core processors without the need to change the source code.

* Made by CriticalBlue, Inc




Performance


V850 Benchmark

The V850 microcontrollers realize high speed, high performance, and high code efficiency.

Minimum instruction execution time



V850 arithmetic processing performance and code size




Low Power Consumption


Thanks to a thorough energy-saving design, the V850ES/Jx3-L attains a current/performance ratio of 0.28 mA/MIPS. As a result, compared with the 32- bit and 16-bit microcontrollers made by other manufacturers and having equivalent performances, the power consumption is reduced by over 65%.

Lower system power consumption and higher system performance are simultaneously achieved through the V850's extremely high power performance.


Power performance



Clock gear feature



Standby mode



Solutions for V850

Renesas Electronics supports your product development by supplying various solutions, such as ASSPs intended for particular systems, middleware* for complicated processing, and peripheral devices* for special functions. These solutions can substantially shorten your development period and reduce your costs.

* Through close cooperation with our partner companies, Renesas Electronics offers many solutions consisting of not only our own products but also of products from partner companies.



Efficiently **rotating** motors



Speaking clearly



Showing clearly



Connecting easily

System control

Real-time control
Precision control

User interface Input via keyboard

Input via keyboard Notification by display Notification by sound

Networks

Communication within a system
Communication between sets
Communication with an external source

Rotating

Controlling a motor can be easily started by using a V850 ASSP for inverter control applications.

A brushless DC (BLDC) motor is also supplied, making this evaluation kit ideal for those who wish to rotate a motor.

Evaluation kit supporting "rotating" (low-voltage version motor starter kit*)

Features

- Speed display: 7-SEG LED 4
- User interface: Push-button switch 4

 Variable resistor 1
- PC interface: RS-232C 1
- Safety: Isolation by photocoupler
- Overcurrent detection signal
- Control signal: U-/V-/W-phase voltage
 - U-/V-/W-phase current BEMF signal by comparator


- Parameter display by GUI
- System power supply: 15 V

Target devices

V850ES/IE2, V850ES/IK1, V850E/IG3


Sample programs (to be released)

Sample programs for 120-degree excitation mode BLDC motors (Hall sensor/sensor-less) and 180-degree excitation mode BLDC motors (Hall sensor) will be made available.




Low-voltage version motor starter kit* By Renesas Electronics

^{*} For details and purchasing, consult a Renesas Electronics sales representative or distributor.



Speaking 🎤

System control and sound function to compress and decompress sounds via software can be achieved by using a single chip.



Showing

"Showing" solutions are available, depending on the performance of the CPU.


A solution of 3D graphics using a high-performance V850E2/ME3 is also proposed.

High-end "showing" solution

● 3D graphics solution using high-end V850+MascotCapsule[™]

MascotCapsule, which enjoys a well-deserved reputation as a 3D drawing engine for cellular phones, can be used with an embedded microcontroller to realize 3D graphics.

- High-end V850 and advanced MascotCapsule produce low-cost but expression-rich 3D graphics.
- All leading plug-in 3D creation tools are supported, so that high-quality 3D contents can be developed easily.



- *1. The µPD760110, which is pin-compatible with the V850E2/ME3, is available and is provided with a license for MascotCapsule, which is to be used with the AG3 (V850). For details, consult a Renesas Electronics sales representative or distributor.
- *2. AG301 is a graphics LSI made by Axel Company.


Connecting 9

Renesas Electronics provides "connecting" solutions using a wide range of network media such as Ethernet and CAN.

Ethernet solution

The V850ES/JH3-E and V850ES/JJ3-E feature an on-chip Ethernet MAC, deliver a high performance of 103 MIPS at a clock speed of 50 MHz, and provide the large-capacity RAM required for network control applications.

These microcontrollers enable single-chip control of networks and systems, allowing you to build low-cost networks in a range of fields such as remote monitoring and production line control.




Evaluation kit for the Ethernet solution



TK-850/JH3E+NET (V850ES/JH3-E mounted) Made by TESSERA Technology Inc.

CAN solution

Renesas Electronics provides an extensive CAN microcontroller lineup together with a CAN protocol stack for industrial applications, including protocols such as CANopen and DeviceNet (supplied by NSD Co., Ltd., as DNGS for V850), helping you develop networks for industrial equipment more efficiently.



Remark NMT: Network management

Evaluation kit for CAN solution



CEB-V850ES/FJ3 (V850ES/FJ3 mounted) Made by Cosmo Co., Ltd.

Features

To reduce your development time and improve maintenance after shipping, Renesas Electronics offers V850 microcontrollers with on-chip flash memory from 16 KB to 2048 KB. Our flash memory microcontrollers offer the following features:

- Flash capacity
 16 to 2048 KB
- ◆ Overwrite unit Entire memory at one time, or block units
- Rewrite method
 Serial communication using dedicated flash memory programmer (on-board, off-board)

 Self-flash programming
- ◆ Rewrite voltage
 Single-power-supply flash: Operating voltage
 Dual-power-supply flash: Operating voltage 7.8 V
- ♦ Rewrite count: 100/1,000/20,000 times

Rewrite Modes


So that you can use the same microcontroller from development to mass production and maintenance, our V850 microcontrollers provide a programmer rewrite mode that uses serial communication to enable on-board programming, as well as a self-programming mode that enables the flash memory to be rewritten by using a user-created program:

- ♦ On-board programming mode
- This programming mode is used to rewrite the flash memory mounted on the target system using a dedicated flash memory programmer.
- ◆ Off-board programming mode This programming mode is used to rewrite the flash memory using a dedicated flash memory programmer and dedicated program adapter (FA Series*¹).
- ◆ Self-programming mode
- This programming mode is used to rewrite the flash memory by executing a user-created program written beforehand to the flash memory by using on-board/off-board programming*².
- *1. The FA Series is a product of Naito Densei Machida Mfg. Co., Ltd.
- 2. Since instruction fetch and data access cannot be performed from the internal flash memory area during self-programming, a program for rewriting the internal RAM or external memory must be transferred in advance.

Programming using programmer (on-board/off-board)









Self-programming mode (single-power-supply method)

The flash memory can be erased and rewritten using a self-programming library in a program placed in an area outside the flash memory.



Self-programming flow



Flash Specification List

						Rew	rite Mode		
CPU	Product	Max. Operating	Rewrite Voltage		On-Board/Off-Board Programming Self-				Rewrite Count
		Frequency	VDD	VPP	CSI	UART	CSI+HS	Programming	(Times
	V850E/MA3	80 MHz	2.3 V to 2.7 V (internal), 3.0 V to 3.6 V (external)	_	√	√	√	√	100
	V850E/IG4, IH4	100 MHz	1.35 V to 1.65 V (internal), 4.0 V to 5.5 V (external)	-	√	√	√	V	100
	V850E/IG4-H, IH4-H	100 MHz	1.35 V to 1.65 V (internal), 4.0 V to 5.5 V (external)	-	√	√	√	V	100
	V850E/IF3, IG3	64 MHz	3.5 V to 5.5 V	_	√	\ \ \	√	√	100
V850E	V850E/IA3, IA4	64 MHz	2.3 V to 2.7 V (internal), 4.5 V to 5.5 V (external)	_	√	√	√	√	100
VOSUE	V850E/IA2	40 MHz	4.5 V to 5.5 V (using regulator)	7.8 V	√	V	√	-	100
	V850E/IA1	50 MHz	3.0 V to 3.6 V (internal), 4.5 V to 5.5 V (external)	7.8 V	√	1	√	-	100
	V850E/DG3	16 MHz	4.0 V to 5.5 V	-	√	√	√	√	100
	V850E/DJ3	64 MHz/32 MHz	4.0 V to 5.5 V	-	√	√	√	√	100
	V850E/DL3	64 MHz	4.0 V to 5.5 V	-	√	√	√	√	100
	V850E/SJ3-H, SK3-H	48 MHz	2.85 V to 3.6 V	-	√	√	√	√	1000
	V850ES/HE3, HF3, HG3, HJ3	32 MHz	3.8 V to 5.5 V	-	√	√	√	√	1000
	V850ES/IE2	20 MHz	3.5 V to 5.5 V	_	√	√	√	√	100
	V850E/JE3-E, JF3-E, JG3-E, JH3-E, JJ3-E	50 MHz	2.85 V to 3.6 V	-	√	√	√	√	1000
	V850ES/JC3-H, JE3-H, JG3-H, JH3-H, JG3-U, JH3-U	48 MHz	2.85 V to 3.6 V	-	√	√	√	√	1000
	V850ES/JG3, JJ3	32 MHz	2.85 V to 3.6 V	-	√	√	√	√	1000
	V850ES/JC3-L, JE3-L, JF3-L, JG3-L	20 MHz	2.7 V to 3.6 V	-	√	√	√	√	1000
V850ES	V850ES/IK1	32 MHz	3.5 V to 5.5 V	-	√	√	√	√	100
	V850ES/FE3, FF3, FG3, FJ3, FK3	48 MHz/32 MHz	3.3 V to 5.5 V	-	√	√	√	√	1000
	V850ES/FE3-L, FF3-L, FG3-L	20 MHz	3.3 V to 5.5 V	-	√	√	√	√	1000
	V850ES/FE2, FF2, FG2, FJ2	20 MHz	3.5 V to 5.5 V	-	√	√	√	√	100
	V850ES/SG3, SJ3	32 MHz	3.0 V to 3.6 V	-	√	√	√	√	1000
	V850ES/SG2-H, SJ2-H	32 MHz	3.0 V to 3.6 V	_	√	√	√	√	100
	V850ES/SG2, SJ2	20 MHz	3.0 V to 3.6 V	-	√	√	√	√	100
	V850E2/MN4	200 MHz	1.1 V to 1.3 V (internal), 3.0 V to 3.6 V (external) 3.0 V to 3.6 V or 4.5 V to 5.5 V (analog)	-	V	V	V	√	100
	V850E2/ML4	200 MHz	1.1 V to 1.3 V (internal), 3.0 V to 3.6 V (external)	_	√	√	√	V	100
V850E2	V850E2/SG4-H, SJ4-H, SK4-H	160 MHz	1.1 V to 1.3 V (internal), 3.0 V to 3.6 V (external)		√	1	√	√	20000
	V850E2/FG4, FJ4, FK4, FL4	80 MHz	3.0 V to 5.5 V	-	√	1	√	√	100
	V850E2/FE4-L, FF4-L, FG4-L, FJ4-L, FK4-L	64 MHz/32 MHz	3.0 V to 5.5 V	-	√	1	√	√	1000
	V850E2/FL4-H	160 MHz	3.0 V to 5.5 V	-	√	√	√	√	100
	V850E2/FK4-G	80 MHz	3.0 V to 5.5 V	-	√	√	√	√	100
	V850E2/FE4-M, FF4-M	80 MHz	3.0 V to 5.5 V	-	√	√	√	√	100

47

Low-End Lineup (1/10)

5 V Operation

Generic Name		V850ES/HE3	V850ES/HF3		
Part No.		μPD70F3747	μPD70F3750		
CPU name		V850ES	V850ES		
CPU performance (Dhrystone)		69 MIPS (@ 32 MHz)	69 MIPS (@ 32 MHz)		
Internal ROM		128 KB (flash)	256 KB (flash)		
Internal RAM		8 KB	16 KB		
External bus	Bus type	-	-		
interface	Address bus	-	-		
	Data bus	-	-		
	Chip select signal	-	-		
Memory controller		-	-		
Interrupt sources	Internal	43 (including one NMI)	43 (including one NMI)		
	External	9 (9)* (including one NMI)	9 (9)* (including one NMI)		
Timer/counter		16-bit timer/event counter (TAA) \times 5 ch 16-bit timer/event counter (TAB) \times 1 ch (3-phase inverter control PWM timer compatible) 16-bit interval timer (TMM) \times 1 ch	16-bit timer/event counter (TAA) x 5 ch 16-bit timer/event counter (TAE) x 1 ch (3-phase inverter control PVM timer compatible) 16-bit interval timer (TMM) x 1 ch		
Watchdog timer		1 ch	1 ch		
Serial interface		$ \begin{array}{c c} \text{CSI} \times 2 \text{ ch} & \text{CSI} \times 2 \text{ ch} \\ \text{UART} (LIN compatible) \times 2 \text{ ch} & \text{UART} (LIN compatible) \times 2 \text{ ch} \\ \text{if } C_X \text{ f ch} & \text{if } C_X \text{ f ch} \\ \end{array} $			
A/D converter		10 bits × 10 ch	10 bits × 12 ch		
D/A converter		-	-		
DMA controller		4 ch	4 ch		
Ports	I/O	51	67		
	Input	-	-		
Debug control unit		Provided (RUN/break)	Provided (RUN/break)		
Other peripheral fun	ctions	3-phase inverter control, watch timer:1 ch, POC/LVI/clock monitor, RAM retention flag, SSCG	3-phase inverter control, watch timer: 1 ch, POC/LVI/clock monitor, RAM retention flag, SSCG		
Operating frequency		When using main clock: 4 to 32 MHz When using subclock: 32.768 kHz When using high-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz	When using main clock: 4 to 32 MHz When using subclock: 32.768 kHz When using high-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz		
Power supply voltage	е	3.7 V to 5.5 V (A/D converter: 4.0 V to 5.5 V)	3.7 V to 5.5 V (A/D converter: 4.0 V to 5.5 V)		
Package		64-pin LQFP (10 × 10 mm)	80-pin LQFP (12 x 12 mm)		
Operating ambient t	emperature	-40°C to +85°C	−40°C to +85°C		
		umbay of automal intervente that can be used to release CTOD made			

^{*} The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.

Generic Name		V850ES/HG3	V850E	S/HJ3	
Part No.		μPD70F3752	μPD70F3755	μPD70F3757	
CPU name		V850ES	V85	OES	
CPU performance (I	Ohrystone)	69 MIPS (@ 32 MHz)	69 MIPS (@ 32 MHz)	66 MIPS (@ 32 MHz)	
Internal ROM		256 KB (flash)	256 KB (flash)	512 KB (flash)	
Internal RAM		16 KB	16 KB	32 KB	
External bus	Bus type	-	Multip	lexed	
interface	Address bus	-	16-	bit	
	Data bus	-	8/16	i-bit	
	Chip select signal	-	4	l .	
Memory controller		-	SRAM	I, etc.	
Interrupt sources	Internal	51 (including one NMI)	58 (including one NMI)	64 (including one NMI)	
	External	12 (12)*1 (including one NMI)	16 (16)*1 (inclu	ding one NMI)	
Timer/counter		16-bit timer/event counter (TAA) × 5 ch 16-bit timer/event counter (TAB) × 2 ch (3-phase inverter control PWM timer compatible) 16-bit interval timer (TMM) × 1 ch	16-bit timer/event c 16-bit timer/event c (3-phase inverter contro 16-bit interval tin	ounter (TAB) × 3 ch I PWM timer compatible)	
Watchdog timer		1 ch	10	ch	
Serial interface		$CSI \times 2$ ch UART (LIN compatible) \times 3 ch $I^2C \times 1$ ch	$\text{CSI} \times 3$ ch UART (LIN compatible) $\times 3$ ch $\text{I}^2\text{C} \times 1$ ch	$CSI \times 1$ ch $UART$ (LIN compatible) $\times 4$ ch $UART$ (LIN compatible)/ $CSI \times 2$ ch ⁻² $UART$ (LIN compatible)/ $FC \times 1$ ch	
A/D converter		10 bits x 16 ch	10 bits	× 24 ch	
D/A converter		-	-	-	
DMA controller		4 ch	4 (ch	
Ports	1/0	84	12	28	
	Input	-	-	-	
Debug control unit		Provided (RUN/break)	Provided (F	RUN/break)	
Other peripheral fur	ections	3-phase inverter control, watch timer: 1 ch, POC/LVI/clock monitor, RAM retention flag, SSCG	3-phase inverter control, watch timer: 1 ch, PO	C/LVI/clock monitor, RAM retention flag, SSCG	
Operating frequency	у	When using main clock: 4 to 32 MHz When using subclock: 32.768 kHz When using high-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz	When using main When using subc When using high-speed inter When using low-speed inter	rlock: 32.768 kHz rnal oscillation clock: 8 MHz	
Power supply voltage	je	3.7 V to 5.5 V (A/D converter: 4.0 V to 5.5 V)	3.7 V to 5.5 V (A/D cor	overter: 4.0 V to 5.5 V)	
Package		100-pin LQFP (14 × 14 mm)	144-pin LQFP	(20×20 mm)	
Operating ambient temperature		-40°C to +85°C	-40°C to +85°C		

^{*1.} The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.
*2. Two channels identical to independent UART are available. The V850ES/HJ3 has a total of 6 UART channels.

Low-End Lineup (2/10)

Generic Name		١	/850ES/JE3-E (Ur	nder developmen	it)	١	/850ES/JF3-E (Ur	nder developme	nt)
Part No.		μPD70F3826	μPD70F3827	μPD70F3828	μPD70F3829	μPD70F3830	μPD70F3831	μPD70F3832	μPD70F3833
CPU name			V85	ioes			V85	i0ES	
CPU performance (E	Ohrystone)		103 MIPS	(@ 50 MHz)			103 MIPS	(@ 50 MHz)	
Internal ROM		64 KB (flash)	128 KB (flash)	256 KE	(flash)	64 KB (flash)	128 KB (flash)	256 K	B (flash)
Internal RAM		32 KB*1	48 KB*1	64 !	KB*¹	32 KB*1	48 KB*1	64	KB*1
External bus	Bus type			_				_	
interface	Address bus								
	Data bus			-				-	
	Chip select signal			-				-	
Memory controller				_				-	
Interrupt sources	Internal		62 (Including one NMI)		66 (Including one NMI)		66 (Including one NMI)		67 (Including one NMI)
	External		11 (11)*2 (Inclu	iding one NMI)			20 (20)*2 (Inclu	uding one NMI)	
Timer/counter		16-bit timer/event counter (TAA) × 4 ch 16-bit timer/event counter (TAB) × 1 ch 16-bit timer/event counter (TMT) × 1 ch 16-bit interval timer (TMM) × 4 ch			16-bit timer/event counter (TAA) × 4 ch 16-bit timer/event counter (TAB) × 1 ch 16-bit timer/event counter (TMT) × 1 ch 16-bit interval timer (TMM) × 4 ch				
Watchdog timer		1 ch					1	ch	
Serial interface		UART (LIN compatible)/CSI \times 1 ch UART (LIN compatible)/CSI/ 2 C \times 1 ch CSI \times 1 ch UART (LIN compatible)/ 2 C \times 1 ch			UART (LIN compatible)/CSI x 1 ch UART (LIN compatible)/CSI/1 ² C x 1 ch CSI x 1 ch UART (LIN compatible)/1 ² C/CAN x 1 ch	$ \begin{array}{ccc} \text{UART (LIN compatible)/CSI/2C} \times 2 \text{ ch} & \text{UART (LIN compatible)/CS} \\ & \text{CSI} \times 2 \text{ ch} & \text{CSI} \times 2 \text{ ch} \end{array} $			UART (LIN compatible)/CSI x 1 ch UART (LIN compatible)/CSI/2 C x 2 ch CSI x 2 ch UART (LIN compatible)/12 C/CAN x 1 ch
A/D converter		10 bits × 8 ch			10 bits × 8 ch				
D/A converter		-					_		
DMA controller		4 ch				4	ch		
Ports	I/O	29			41				
	Input	_			-				
Debug control unit			Provided (RUN/break)		Provided (RUN/break)			
USB controller			USB 2.0 function	(full-speed) x 1 ch		USB 2.0 function (full-speed) x 1 ch			
Ethernet controller			1	ch		1 ch			
Other peripheral fun	ctions	Real-	time counter (RTC), LVI/clock	k monitor, CRC, RAM retent	ion flag	Motor control, real-time counter (RTC), LVI/clock monitor, CRC, RAM retention flag			
Operating frequency		When using main clock: 24 to 50 MHz When using subclock: 32.768 kHz When using internal oscillation clock: 220 kHz			When using main clock: 24 to 50 MHz When using subclock: 32.768 kHz When using internal oscillation clock: 220 kHz				
Power supply voltag	е	2.	85 V to 3.6 V (A/D converter	, USB controller: 3.0 V to 3.6	S V)	2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V)			
Package			64-pin LQFP (10 × 10 mm), 64-pin WQFN (9 × 9 mm)		80-pin LQFP (12 x 12 mm)			
Operating ambient temperature -40°C to +85°C		to +85°C		-40°C to +85°C					

^{*1.} Includes 16 KB of data-only RAM.
*2. The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.

Generic Name		V850ES/JG3-E (Under development)								
Part No.		μPD70F3834	μPD70F3835	μPD70F3836	μPD70F3837					
CPU name	ame V850ES									
CPU performance (E	Ohrystone)		103 MIPS (@ 50 MHz)						
nternal ROM		64 KB (flash)	128 KB (flash)	256 H	KB (flash)					
nternal RAM		32 KB*1	48 KB*1	64	1 KB*1					
External bus	Bus type		-							
nterface	Address bus		-							
	Data bus		-							
	Chip select signal									
Memory controller										
nterrupt sources	Internal		66 (Including one NMI)		70 (Including one NMI)					
	External		22 (22)*2 (Inclu	ding one NMI)						
imer/counter		16-bit timer/event counter (TAA) × 4 ch								
		16-bit timer/event counter (TAB) \times 1 ch								
		16-bit timer/event counter (TMT) × 1 ch 16-bit interval timer (TMM) × 4 ch								
		10-bit interval united (Trimby X = Cit								
Vatchdog timer		UART (LIN compatible)/CSI x 1 ch UART (LIN compatible)/CSI x 1 ch								
Serial interface		UART (LIN compatible)/CSI/T c 1 C UART (LIN compatible) UART (LIN compatible) UART (LIN compatible) UART (LIN compatible)								
		OAN (En companie) CST X 2 Ch SST X 2 Ch (SST X 2 Ch								
		UART (LIN compatible)/PC x 1 ch UART (LIN compatible)/PC/K								
/D converter		10 bits x 10 ch								
)/A converter			-							
MA controller		4 ch								
Ports	I/O	64								
	Input		-							
ebug control unit		Provided (RUN/break)								
JSB controller		USB 2.0 function (full-speed) \times 1 ch								
thernet controller			1 ch							
Other peripheral fun	ctions	Motor control, real-time counter (RTC), real-time output, LVI/clock monitor, CRC, RAM retention flag								
Operating frequency	1	When using main clock: 24 to 50 MHz								
		When using subclock: 32.768 kHz								
		When using internal oscillation clock: 220 kHz								
ower supply voltag	е	2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V)								
Package				100-pin LQFP (14 \times 14 mm), 121-pin FBGA (8 \times 8 mm) v3						
Operating ambient to	emperature		-40°C to	+85°C						

^{*2.} The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode. *3. μ PD70F3837 only

Low-End Lineup (3/10)

3 V Operation

Generic Name				V850E	S/JH3-E						
Part No.		μPD70F3778	μPD70F3779	μPD70F3780	μPD70F3781	μPD70F3782	μPD70F3783				
CPU name				V85	0ES						
CPU performance (Dhrystone)			103 MIPS	(@ 50 MHz)						
Internal ROM		256 KB (flash)	384 KB (flash)	512 KB (flash)	384 KB (flash)	512 K	B (flash)				
Internal RAM		76	KB (including 16 KB of data-only RA	AM)	124	4 KB (including 64 KB of data-only F	tAM)				
External bus	Bus type			Multiplexe	d/separate						
interface	Address bus			22	bits						
	Data bus			8/16	bits						
	Chip select signal										
Memory controller				SRA	И, etc.						
Interrupt sources	Internal			78 (Including one NMI)		,	82 (Including one NMI)				
	External			22 (22)*1 (Inclu	iding one NMI)						
Timer/counter					counter (TAA) × 6 ch						
				16-bit timer/event of							
			16-bit timer/event counter (TMT) x 1 ch 16-bit interval timer (TMM) x 4 ch								
Watchdog timer		1 ch									
Serial interface		UART (LIN compatible)/CSI x 1 ch UART (LIN compatible)/CSI x 1 ch UART (LIN compatible) CSI x 1 ch									
		UART (LIN compatible)/CSI (with FIFO) × 1 ch									
		UART (with FIFO)/CSI × 2 ch ⁻² UART (with FIFO)/CSI × 2 ch ⁻² UART (with FIFO)/CSI × 2 ch ⁻²									
		$ UART (LIN compatible)/CSI/^2C \times 2 ch \\ UART (LIN compatible)/CSI (with FIFO)^*)/^2C \times 1 ch \\ UART (LIN compatible)/CSI (with FIFO)^*)/^2C \times 1 ch \\ UART (LIN compatible)/CSI (with FIFO)^*)/CSI (with FIFO)^*)/CSI (with FIFO)/CSI (with FIFO)^*)/CSI (with FIFO)/CSI (with$									
		OWN (EIN COMPANIE) OWN (EIN COMP									
			UART (LIN compatible)/I°C/CAN x 1 ch								
A/D converter		10 bits × 10 ch									
D/A converter		-									
DMA controller		4 ch									
Ports	I/O	84									
	Input	-									
Debug control unit		Provided (RUN/break)									
USB controller		USB 2.0 function (full-speed) × 1 ch									
Ethernet controller		1 ch									
Other peripheral fur	nctions	Motor control, real-time counter (RTC), real-time output, LVI/clock monitor, CRC, RAM retention flag									
Operating frequenc	у			*	clock: 24 to 50 MHz						
		When using subclock: 32.768 kHz When using internal oscillation clock: 220 kHz									
Power supply voltage				2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V)							
Package Package				· · · · · · · · · · · · · · · · · · ·	(14 × 20 mm)						
Operating ambient	temperature				0 +85°C						
The form a parenthese religions to the different rise.											

	porating ambiont tomporaturo	
1	The figure in parentheses indicates the	number of external interrupts that can be used to release STOP mode

*2.	One	channel	is	assigned	to	two	different	pins.	

^{*3.} The same channel is assigned to two different pins.

Generic Name			V850ES/JJ3-E					
Part No.		μPD70F3784	μPD70F3785	μPD70F3786				
CPU name		processor.	V850ES	p. 2. a. a. a.				
CPU performance (E)hrystone)		103 MIPS (@ 50 MHz)					
Internal ROM	yotono,		512 KB (flash)					
Internal RAM		76 KB (including 16 KB of data-only RAM)	, ,	KB of data-only RAM)				
External bus	Bus type		Multiplexed/separate					
interface	Address bus		24 bits					
	Data bus		8/16 bits					
	Chip select signal		2					
Memory controller			SRAM, etc.					
Interrupt sources	Internal	84 (Includin	g one NMI)	88 (Including one NMI)				
	External		27 (27)*1 (Including one NMI)					
Timer/counter			16-bit timer/event counter (TAA) × 6 ch					
			16-bit timer/event counter (TAB) × 2 ch					
		16-bit timer/event counter (TMT) × 1 ch						
		16-bit interval timer (TMM) × 4 ch						
Watchdog timer			1 ch					
Serial interface		UART (LIN compa	UART (LIN compatible)/CSI x 3 ch					
		UART (LIN compatible)	UART (LIN compatible)/CSI (with FIFO) × 1 ch					
		UART (with FIF UART (LIN compat	UART (with FIFO)/CSI x 2 ch ^{*2} UART (LIN compatible)/CSI/I ² C x 2 ch					
		UART (LIN compatible)/C	UART (LIN compatible)/CSI (with FIFO)*3/I ² C × 1 ch					
		CSI (with FI	CSI (with FIFO)*3 × 1 ch					
		I ² C ×	I ² C×1 ch					
		UART (LIN comp	UART (LIN compatible)/I ² C/CAN × 1 ch					
A/D converter		10 bits x 12 ch						
D/A converter			-					
DMA controller			4 ch					
Ports	I/O		100					
	Input		-					
Debug control unit			Provided (RUN/break)					
USB controller		USB 2.0 function (full-speed) x 1 ch						
Ethernet controller			1 ch					
Other peripheral fun	ctions	Motor control	, real-time counter (RTC), real-time output, LVI/clock monitor, CRC, RAN	1 retention flag				
Operating frequency	,		When using main clock: 24 to 50 MHz					
			When using subclock: 32.768 kHz					
			When using internal oscillation clock: 220 kHz					
Power supply voltag	е		2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V)					
Package			144-pin LQFP (20 × 20 mm)					
Operating ambient t	emperature		−40°C to +85°C					

^{*1.} The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode. *2. One channel is assigned to two different pins.

Low-End Lineup (4/10)

Generic Name						V	850ES/JC3-	Н				
Part No.		μPD70F3809	μPD70F3810	μPD70F3811	μPD70F3812	μPD70F3813	μPD70F3814	μPD70F3815	μPD70F3816	μPD70F3817	μPD70F3818	μPD70F3819
CPU name							V850ES					
CPU performance (D	Ohrystone)						98 MIPS (@ 48 MHz)					
Internal ROM		16 KB (flash)	32 KB (flash)	64 KB (flash)	KB (flash) 128 KB (flash) 256 KB (flash)			32 KB (flash)	64 KB (flash)	128 KB (flash)	256 KE	(flash)
Internal RAM		8 KB	16 KB		24 KB		8 KB	16 KB		24	KB	
External bus	Bus type						-					
interface	Address bus						_					
	Data bus						-					
	Chip select signal		-									
Memory controller												
Interrupt sources	Internal		52 (Including one NMI) 54 (Including one NMI) 58 (Including one NMI)									
	External					10 (10)* (Including one N	IMI)				
Timer/counter 16-bit timer/event counter (TAA) × 4 ch 16-bit timer/event counter (TAB) × 1 ch 16-bit timer/event counter (TMT) × 1 ch 16-bit interval timer (TMM) × 4 ch												
Watchdog timer							1 ch					
Serial interface		UART (LIN compatible)/CSI x 2 ch UART (LIN compatible)/CSI/I°C x 1 ch CSI x 1 ch					UART (LIN compatible)/CSI/1°C × 1 ch CSI × 1 ch UART (LIN compatible)/1°C × 1 ch					(LIN compatible)/CSI/°C×1 ch CSI x 1 ch
A/D converter				10 bits x 5 ch					10 bits	×6 ch		
D/A converter				-					8 bits	×1 ch		
DMA controller							4 ch					
Ports	I/O			25					3	12		
	Input						_					
Debug control unit						F	rovided (RUN/break	()				
USB controller						USB 2.0	function (full-speed	f) × 1 ch				
Other peripheral fund	ctions				Real-time co	unter (RTC), real-tim	e output, LVI/clock r	nonitor, CRC, RAM	retention flag			
Operating frequency						When u	ng main clock: 24 to sing subclock: 32.7 nternal oscillation cl	68 kHz				
Power supply voltage	е					2.85 V to 3.6 V (A/D	converter, USB cont	roller: 3.0 V to 3.6 V)			
Package			40	-pin WQFN (6×6 m	m)			48-p	in LQFP (7 × 7 mm),	48-pin WQFN (7 × 7	mm)	
Operating ambient to	emperature						-40°C to +85°C					

^{*} The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.

Generic Name				V850E	S/JE3-H						
Part No.		μPD70F3820	μPD70F3821	μPD70F3822	μPD70F3823	μPD70F3824	μPD70F3825				
CPU name				V85	50ES						
CPU performance ([Ohrystone)			98 MIPS	(@ 48 MHz)						
Internal ROM		16 KB (flash)	32 KB (flash)	64 KB (flash)	128 KB (flash)	250	6 KB (flash)				
Internal RAM		8 KB	16 KB		24	KB					
External bus	Bus type				-						
interface	Address bus				-						
	Data bus				-						
	Chip select signal				-						
Memory controller		<u>-</u>									
Interrupt sources	Internal			52 (Including one NMI)			58 (Including one NMI)				
	External			11 (11)*1 (Inclu	uding one NMI)						
Timer/counter				16-bit timer/event	counter (TAA) × 4 ch						
					counter (TAB) x 1 ch						
					counter (TMT) × 1 ch						
16-bit interval timer (TMM) x 4 ch											
Watchdog timer					ch						
Serial interface				UART (LIN compatible)/CSI x 2 ch			UART (LIN compatible)/CSI x 2 ch				
		UART (LIN compatible)/CSI/1°C x 1 ch UART (LIN compatible)/CS CSI x 1 ch CSI x 1 ch									
		UART (LIN compatible)/FC x 1 ch UART (LIN compatible)									
A/D converter		10 bits x 10 ch									
D/A converter				8 bits	×1 ch						
DMA controller				4	ch						
Ports	I/O			-	45						
	Input				-						
Debug control unit				Provided (RUN/break)						
USB controller				USB 2.0 function	(full-speed) × 1 ch						
Other peripheral fun	ections		Motor contro	ol, real-time counter (RTC), real-time	output, LVI/clock monitor, CRC, RAM	retention flag					
Operating frequency	у			When using main	clock: 24 to 48 MHz						
				When using sub	clock: 32.768 kHz						
				When using internal os	scillation clock: 220 kHz						
Power supply voltag	ge			2.85 V to 3.6 V (A/D converter	, USB controller: 3.0 V to 3.6 V)						
Package			64-pin LQFP (10 \times 10 mm), 64-pin FBGA (6 \times 6 mm) *2 , 64-pin WQFN (9 \times 9 mm)								
Operating ambient t	emperature		−40°C to +85°C								

^{*3.} The same channel is assigned to two different pins.

51

Low-End Lineup (5/10)

3 V Operation

Generic Name			V850ES	S/JG3-H							
Part No.		μPD70F3760	μPD70F3761	μPD70F3762	μPD70F3770						
CPU name			V85	0ES							
CPU performance (D	hrystone)		98 MIPS (@ 48 MHz)							
Internal ROM		256 KB (flash)	384 KB (flash)	512 KB (flash)	256 KB (flash)						
Internal RAM		40 KB*1	48 KB* ¹	56 KB*1	40 KB*1						
External bus	Bus type		Multip	plexed							
interface	Address bus		161								
	Data bus			bits							
	Chip select signal	3									
Memory controller		SRAM, etc.									
Interrupt sources	Internal		69 (including one NMI)		73 (including one NMI)						
	External			ding one NMI)							
Timer/counter			16-bit timer/event counter (TAA) \times 6 ch 16-bit timer/event counter (TAB) \times 2 ch								
			16-bit time/event counter (TMT) x 1 ch								
			16-bit interval tin	ner (TMM) x 4 ch							
Watchdog timer			1	ch							
Serial interface		$ CSI \times 2 \ ch \\ UART (LIN compatible)/CSI \times 2 \ ch \\ UART (LIN compatible)/CSI \times 2 \ ch \\ UART (LIN compatible)/I^2 C \times 2 \ ch \\ UART (LIN compatible)/CSI/I^2 C \times 1 \ ch \\ UART (LIN compatible)/C$									
A/D converter		10 bits x 12 ch									
D/A converter		8 bits × 2 ch									
DMA controller			4	ch							
Ports	I/O		7	7							
	Input		-	-							
Debug control unit			Provided (F	RUN/break)							
USB controller			USB 2.0 function	(full-speed) × 1 ch							
Other peripheral fun	ctions		Motor control, real-time counter (RTC), real-time of	utput, LVI/clock monitor, CRC, RAM retention flag							
Operating frequency	,		When using subd	clock: 24 to 48 MHz clock: 32.768 kHz cillation clock: 220 kHz							
Power supply voltag	e		2.85 V to 3.6 V (A/D converter,	USB controller: 3.0 V to 3.6 V)							
Package			100-pin LQFF	P (14 × 14 mm)							
Operating ambient to	emperature		–40°C t	o +85°C							
1. Includes 8 KB of da											

^{*1.} Includes 8 KB of data-only RAM.

Generic Name			V850ES/	УН3-H					
Part No.		μPD70F3765	μPD70F3766	μPD70F3767	μPD70F3771				
CPU name			V850E	ES					
CPU performance ([Ohrystone)		98 MIPS (@	48 MHz)					
Internal ROM		256 KB (flash)	384 KB (flash)	512 KB (flash)	256 KB (flash)				
Internal RAM		40 KB*1	48 KB* ¹	56 KB*1	40 KB*1				
External bus	Bus type		Multiplexed/	/separate					
nterface	Address bus		24 bi	ts					
	Data bus		8/16 b	pits					
	Chip select signal	3							
Memory controller									
nterrupt sources	Internal		69 (including one NMI) 73 (including one NMI)						
	External	20 (20)* ² (including one NMI)							
			16-bit timer/event co 16-bit timer/event co 16-bit interval time	unter (TMT) × 1 ch					
Watchdog timer			1 ch	ı					
Serial interface		CSI x 2 ch CSI x 2 ch UART (LIN compatible)/CSI x 2 ch UART (LIN compatible)/I²C x 2 ch UART (LIN compatible)/I²C x 2 ch UART (LIN compatible)/LIN compatibl							
A/D converter			10 bits ×	12 ch					
D/A converter			8 bits ×	2 ch					
DMA controller			4 ch	1					
Ports	I/O		96						
	Input		-						
Debug control unit			Provided (RU	JN/break)					
USB controller			USB 2.0 function (fu	ull-speed) x 1 ch					
Other peripheral fun	ctions		Motor control, real-time counter (RTC), real-time out	tput, LVI/clock monitor, CRC, RAM retention flag					
Operating frequency	/	When using main clock: 24 to 48 MHz When using subclock: 32.768 kHz When using internal oscillation clock: 220 kHz							
Power supply voltag	e	2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V)							
Package			128-pin LQFP (14 × 20 mm)					
	emperature		-40°C to						

Low-End Lineup (6/10)

Generic Name		V850ES	S/JG3-U	V850ES	S/JH3-U			
Part No.		μPD70F3763	μPD70F3764	μPD70F3768	μPD70F3769			
CPU name		V85	0ES	V85	SES 48 MHz) 512 KB (flash) 56 KB*1 (separate Its etc. one NMI) ing one NMI) unter (TAA) × 6 ch unter (TMB) × 2 ch unter (TMM) × 4 ch n 2 ch thible)/CSI × 2 ch tible)/CSI × 2 ch			
CPU performance (I	Ohrystone)	98 MIPS (@ 48 MHz)	98 MIPS (6	@ 48 MHz)			
Internal ROM		384 KB (flash)	512 KB (flash)	384 KB (flash)	512 KB (flash)			
Internal RAM		48 KB*1	56 KB*1	48 KB*1 56 KB*1				
External bus	Bus type	Multip	llexed	Multiplexed/separate				
interface	Address bus	16	bits	24 1	bits			
	Data bus	8/16	bits	8/16	bits			
	Chip select signal		3	3	3			
Memory controller		SRAM	f, etc.	SRAN	fl, etc.			
Interrupt sources	Internal	72 (includir	g one NMI)	72 (includin	g one NMI)			
	External	15 (15)*2 (inclu	ding one NMI)	20 (20)*2 (inclu	ding one NMI)			
Timer/counter		16-bit timer/event c 16-bit timer/event c 16-bit timer/event c 16-bit interval tir	ounter (TAB) × 2 ch ounter (TMT) × 1 ch	16-bit timer/event c 16-bit timer/event c	16-bit timer/event counter (TAA) × 6 ch 16-bit timer/event counter (TAB) × 2 ch 16-bit timer/event counter (TMT) × 1 ch 16-bit interval timer (TMM) × 4 ch			
Watchdog timer		1	ch	10	1 ch			
Serial interface		UART (LIN comp UART (LIN comp	: 2 ch atible)/CSI × 2 ch atible)/I ² C × 2 ch ible)/CSI/I ² C × 1 ch	UART (LIN compa UART (LIN comp				
A/D converter		10 bits	× 12 ch	10 bits	× 12 ch			
D/A converter		8 bits	× 2 ch	8 bits	× 2 ch			
DMA controller		4	ch	4 (ch			
Ports	I/O	7	5	9	6			
	Input		-	-	-			
Debug control unit		Provided (F	RUN/break)	Provided (F	RUN/break)			
USB controller			(full-speed) × 1 ch ill-speed) × 1 ch	USB 2.0 function USB 2.0 host (fu				
Other peripheral fun	ictions	Motor control, real-time counter (RTC), real-time of	utput, LVI/clock monitor, CRC, RAM retention flag	Motor control, real-time counter (RTC), real-time o	utput, LVI/clock monitor, CRC, RAM retention flag			
Operating frequency	у		lock: 24 to 48 MHz clock: 32.768 kHz cillation clock: 220 kHz	When using main c When using subc When using internal os	clock: 32.768 kHz			
Power supply voltage	je	2.85 V to 3.6 V (A/D converter,	USB controller: 3.0 V to 3.6 V)	2.85 V to 3.6 V (A/D converter,	USB controller: 3.0 V to 3.6 V)			
Package		100-pin LQFF	? (14 × 14 mm)	128-pin LQFP	(14 × 20 mm)			
Operating ambient t	emperature	−40°C t	o +85°C	−40°C tı	o +85°C			

^{*1.} Includes 8 KB of data-only RAM.

*2. The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.

Generic Name						V850ES	JC3-L				
Part No.		μPD70F3797	μPD70F3798	μPD70F3799	μPD70F3800	μPD70F3838	μPD70F3801	μPD70F3802	μPD70F3803	μPD70F3804	μPD70F3839
CPU name						V85	0ES				
CPU performance (D	Ohrystone)					43 MIPS (6	@ 20 MHz)				
Internal ROM		16 KB (flash)	32 KB (flash)	64 KB (flash)	128 KB (flash)	256 KB (flash)	16 KB (flash)	32 KB (flash)	64 KB (flash)	128 KB (flash)	256 KB (flash)
Internal RAM			81	KB		16 KB		8	KB		16 KB
External bus	Bus type					-	-				
interface	Address bus						-				
	Data bus						-				
	Chip select signal						-				
Memory controller							-				
Interrupt sources	Internal			43 (Including one NMI)				47 (Including one NM)	
	External					6 (6)* (Includ					
Timer/counter			16-bit timer/event counter (TMP) × 6 ch 16-bit timer/event counter (TMQ) × 1 ch 16-bit interval timer (TMM) × 1 ch								
Watchdog timer						1 (
Serial interface				CSI × 1 ch RT (LIN compatible) × CSI/I ² C × 1 ch (LIN compatible)/I ² C:					CSI × 2 ch (LIN compatible)/CSI CSI/I ² C × 1 ch (LIN compatible)/I ² C		
A/D converter				10 bits × 5 ch					10 bits × 6 ch		
D/A converter									8 bits × 1 ch		
DMA controller						4 (ch				
Ports	I/O			27					34		
	Input					-	-				
Debug control unit						Provided (F	RUN/break)				
Other peripheral fund	ctions				Watch t	imer: 1 ch, real-time o	utput, LVI/clock monit	or, CRC			
Operating frequency	1				V	When using main of When using subo When using internal os	lock: 32.768 kHz	z			
Power supply voltage	е					2.2 V to 3.6 V (A/D cor	nverter: 2.7 V to 3.6 V)				
Package			4	0-pin WQFN (6 × 6 mn	n)			48-pin LQFP	(7 × 7 mm), 48-pin WC	QFN (7 × 7 mm)	
Operating ambient to	emperature					−40°C t	o +85°C				
The farms in nevenths	anna indiantan tha n	unhas of automol inter	nunta that ann ha unad	to release STOP mode							

^{*} The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.

 ^{1.} Includes 8 KB of data-only RAM.
 2 The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.

Low-End Lineup (7/10)

3 V Operation

Generic Name				V850ES/JE3-L			V850E	S/JF3-L	
Part No.		μPD70F3805	μPD70F3806	μPD70F3807	μPD70F3808	μPD70F3840	μPD70F3735	μPD70F3736	
CPU name				V850ES			V85	i0ES	
CPU performance (I	Ohrystone)			43 MIPS (@ 20 MHz)			43 MIPS (@ 20 MHz)		
Internal ROM		16 KB (flash)	32 KB (flash)	64 KB (flash)	128 KB (flash)	256 KB (flash)	128 KB (flash)	256 KB (flash)	
Internal RAM			8	KB		16 KB	8 KB	16 KB	
External bus	Bus type			-			Multip	olexed	
interface	Address bus			-			18	bits	
	Data bus			_			8/16	bits	
	Chip select signal			_				_	
Memory controller			SRAM	M, etc.					
Interrupt sources	Internal			49 (Including one NMI)			40 (includir	ng one NMI)	
	External				9 (9)* (includ	ing one NMI)			
Timer/counter			16-bit timer/event counter (TMP) × 4 ch 16-bit timer/event counter (TMQ) × 1 ch						
				bit timer/event counter (TMQ) \times 16-bit interval timer (TMM) \times 1 of				ner (TMM) × 1 ch	
Watchdog timer				1 ch			1	ch	
Serial interface					< 2 ch				
			1	UART (LIN compatible) × 2 ch CSI/I ² C × 1 ch					
				UART (LIN compatible)/I ² C × 1 ch					
A/D converter				10 bits × 10 ch			10 bits	×8 ch	
D/A converter				8 bits x 1 ch			8 bits	×1 ch	
DMA controller				4 ch			4	ch	
Ports	1/0			50			6	66	
	Input			-				_	
Debug control unit				Provided (RUN/break)			Provided (I	RUN/break)	
Other peripheral fur	ections		Watch timer:	1 ch, real-time output, LVI/clock	monitor, CRC		Watch timer: 1 ch, real-time of	utput, LVI/clock monitor, CRC	
Operating frequency	у			nen using main clock: 2.5 to 20 l When using subclock: 32.768 kh				lock: 2.5 to 20 MHz	
			When		clock: 32.768 kHz cillation clock: 220 kHz				
Power supply voltage	ie.		2.2 V		nverter: 2.7 V to 3.6 V)				
Package	, -		64-pin L0	80-pin LQFP (12 × 12 mm), 80-pin LQFP (14 × 14 mm)					
Operating ambient t	emperature		21 pii 2		1 1 1 1				
Operating ambient	omporature			-40°C to +85°C			-40°C to +85°C		

^{*} The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.

Generic Name						V	850ES/JG3-	-L				
Part No.		μPD70F3737	μPD70F3738	μPD70F3792	μPD70F3793	μPD70F3794	μPD70F3795	μPD70F3796	μPD70F3841	μPD70F3842	μPD70F3843	μPD70F3844
CPU name							V850ES					
CPU performance ((Dhrystone)						43 MIPS (@ 20 MHz	:)				
Internal ROM		128 KB (flash)	256 KB (flash)	384 KB (flash)	512 KB (flash)	256 KB (flash)	384 KB (flash)	512 KB (flash)	768 KB (flash)	1 MB (flash)	768 KB (flash)	1 MB (flash)
Internal RAM		8 KB	16 KB	32 KB		40	KB			80 1	KB* ¹	
External bus	Bus type					I	Multiplexed/separat	te				
interface	Address bus						22 bits					
	Data bus						8/16 bits					
	Chip select signal						-					
Memory controller					SRAM, etc						-	
Interrupt sources	Internal	48 (Includir	ng one NMI)				5	55 (Including one NN	11)			
	External					9 (9)*2 (Including one N	IMI)				
Timer/counter							er/event counter (TI	,				
							er/event counter (TI interval timer (TMM)	· ·				
Watchdog timer				1 ch								
Serial interface		CSI>	< 3 ch					CSI × 3 ch				
			atible)/CSI x 1 ch					RT (LIN compatible)				
			\text{SU}^2C x 1 ch \text{UART (LIN compatible)}/\text{CSI x 1 ch} \text{compatible}\)/\text{CSI x 1 ch} \text{CSI}\text{C} C x 1 ch}									
		OAITI (EIIV COIII)	adibiej/1 0 × 2 cm				UART	(LIN compatible)/I ² C	×2 ch			
A/D converter							10 bits x 12 ch					
D/A converter							8 bits × 2 ch					
DMA controller							4 ch					
Ports	I/O	8	4	8	33		80		8	33	8	80
	Input						-					
Debug control unit						. F	Provided (RUN/brea	k)				
USB controller						USB f	unction (full-speed)	×1 ch		_	USB function (fi	ull-speed) × 1 ch
Other peripheral fur	nctions	l	, real-time output, onitor, CRC					RTC), watch timer: 1 VI/clock monitor, CF	ch, real-time output	t,		
Operating frequence	y			l .		When us	ng main clock: 2.5 t	to 20 MHz				
							using subclock: 32.7					
						When using i	nternal oscillation c	lock: 220 kHz				
Power supply voltage	ge		o 3.6 V : 2.7 V to 3.6 V)		to 3.6 V r: 2.7 V to 3.6 V)	(Δ/Γ	2.0 V to 3.6 V converter: 2.7 V to 3	3.6.V		to 3.6 V r: 2.7 V to 3.6 V)		to 3.6 V r: 2.7 V to 3.6 V,
		(AV D CONVENTED	. 2 4 (0 0.0 4)	(A) D CONVENTED	• 10 0.0 •)		controller: 3.0 V to 3		(A) D CONVENTE	. 2 4 (0 0.0 4)		: 3.0 V to 3.6 V)
Package			2 (14 × 14 mm)				100	0-pin LQFP (14 × 14	mm)			
			2 (14 × 20 mm)				12	21-pin FBGA (8 × 8 n	nm)			
0 11 11		121-pin FBG	iA (8 × 8 mm)									
Operating ambient	temperature						-40°C to +85°C					

Low-End Lineup (8/10)

Generic Name			V850E	S/JG3			V850E	ES/JJ3		
Part No.		μPD70F3739	μPD70F3740	μPD70F3741	μPD70F3742	μPD70F3743	μPD70F3744	μPD70F3745	μPD70F3746	
CPU name			V85	60ES			V85	50ES		
CPU performance (Dhrystone)		69 MIPS (@ 32 MHz)			69 MIPS ((@ 32 MHz)		
Internal ROM		384 KB (flash)	512 KB (flash)	768 KB (flash)	1024 KB (flash)	384 KB (flash)	512 KB (flash)	768 KB (flash)	1024 KB (flash)	
Internal RAM		32 KB	40 KB	60 KB	60 KB	32 KB 40 KB 60 KB				
External bus	Bus type		Multiplexe	d/separate			Multiplexe	ed/separate		
interface	Address bus		22	bits		24 bits				
	Data bus		8/16	6 bits			8/16	6 bits		
	Chip select signal			_		4				
Memory controller			SRAI	M, etc.			SRAI	M, etc.		
Interrupt sources	Internal		48 (includi	ng one NMI)			61 (includir	ng one NMI)		
	External		9 (9)* (includ	ling one NMI)		10 (10)* (including one NMI)				
Timer/counter				mer (TMM) x 1 ch			16-bit interval ti	mer (TMM) x 1 ch		
		16-bit timer/event counter (TMP) × 6 ch 16-bit timer/event counter (TMQ) × 1 ch						counter (TMP) × 9 ch		
						16-bit timer/event counter (TMQ) x 1 ch				
Watchdog timer			1	ch			1	ch		
Serial interface				x 3 ch				× 4 ch		
				patible)/CSI x 1 ch C x 1 ch				patible)/CSI x 1 ch C x 1 ch		
				patible)/I ² C × 2 ch		UART (LIN compatible)/I ² C × 2 ch				
			, , , , ,					mpatible) × 1 ch		
A/D converter			10 bits	× 12 ch			10 bits	× 16 ch		
D/A converter			8 bits	×2 ch			8 bits	× 2 ch		
DMA controller			4	ch			4	ch		
Ports	I/O		8	34			1	28		
	Input			_				_		
Debug control unit			Provided (RUN/break)			Provided (RUN/break)		
Other peripheral fur	nctions	Watch timer	r: 1 ch, real-time output, LVI	/clock monitor, CRC, RAM r	retention flag	W	atch timer: 1 ch, real-time o	output, LVI/clock monitor, C	RC	
Operating frequenc	у		When using main of	clock: 2.5 to 32 MHz			When using main of	clock: 2.5 to 32 MHz		
				clock: 32.768 kHz				clock: 32.768 kHz		
				scillation clock: 220 kHz				scillation clock: 220 kHz		
Power supply voltage	ge		2.85 V to 3.6 V (A/D co	onverter: 3.0 V to 3.6 V)		2.85 V to 3.6 V (A/D converter: 3.0 V to 3.6 V)				
Package			100-pin LQFI	P (14 × 14 mm)			144-pin LQFF	P (20 × 20 mm)		
Operating ambient	temperature	·	-40°C	to +85°C	·		-40°C1	to +85°C	·	

^{*} The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.

Generic Name		V850ES/ST2							
Part No.		μPD703220							
CPU name		V850ES							
CPU performance (D	hrystone)	-							
Internal ROM		ROMless							
Internal RAM		48 KB							
External bus	Bus type	Separate (multiplexed selectable only for CS1)							
interface	Address bus	22 bits							
	Data bus	8/16 bits							
	Chip select signal	4							
Memory controller		SRAM, etc.							
Interrupt sources	Internal	28 (including one NMI)							
	External	9 (including one NMI)							
Timer/counter		16-bit interval timer (TMM) \times 1 ch 16-bit timer/event counter (TMP) \times 6 ch							
Watchdog timer		1 ch							
Serial interface		CSI×1 ch CSI/UART x 1 ch UART x 1 ch							
A/D converter		10 bits × 8 ch							
D/A converter		8 bits x 2 ch							
DMA controller		-							
Ports	I/O	57							
	Input	8							
Debug control unit		-							
Other peripheral fund	ctions	Real-time output							
Operating frequency		20 to 34 MHz							
Power supply voltage		3.0 V to 3.6 V							
Package		120-pin TQFP (14 x 14 mm) 144-pin LQFP (20 x 20 mm)							
Operating ambient to	mperature	–40°C to +85°C							

Low-End Lineup (9/10)

3 V Operation

Generic Name			V850ES/SG2-H				V850E	S/SG2		
Part No.	Without IEBus, CAN	μPD703262HY	μPD703263HY	μPD70F3263HY	μPD703260Y	μPD703261Y	μPD70F3261Y	μPD703262Y	μPD703263Y	μPD70F3263Y
	On-chip IEBus	μPD703272HY	μPD703273HY	μPD70F3273HY	μPD703270Y	μPD703271Y	μPD70F3271Y	μPD703272Y	μPD703273Y	μPD70F3273Y
	On-chip CAN	μPD703282HY	μPD703283HY	μPD70F3283HY	μPD703280Y	μPD703281Y	μPD70F3281Y	μPD703282Y	μPD703283Y	μPD70F3283Y
CPU name			V850ES		V850ES					
CPU performance (Dhrystone)		66 MIPS (@ 32 MHz)				43 MIPS (@ 20 MHz)		
Internal ROM		512 KB (mask)	640 KB (mask)	640 KB (flash)	256 KB (mask)	384 KB (mask)	384 KB (flash)	512 KB (mask)	640 KB (mask)	640 KB (flash)
Internal RAM		40 KB	48	KB	24 KB	32	KB	40 KB	48	KB
External bus	Bus type		Multiplexed/separate				Multiplexe	d/separate		
interface	Address bus		22 bits				22	bits		
	Data bus		8/16 bits				8/16	bits		
	Chip select signal		-					-		
Memory controller			SRAM, etc.				SRAM	I, etc.		
Interrupt sources	Internal	47*1/5	1*2 (including one NMI fo	r each)			48*1/52*2 (Including	one NMI for each)		
	External	9	9 (9)*3 (including one NM	l)			9 (9)*3 (includ	ling one NMI)		
Timer/counter			oit interval timer (TMM) ×		16-bit interval timer (TMM) × 1 ch					
			imer/event counter (TMF imer/event counter (TMC				16-bit timer/event of 16-bit timer/event of			
Watchdog timer			1 ch				1	ch		
Serial interface	erial interface CSI x 3 ch						CSI			
		UART (LIN compatible)/CSI x 1 ch CSI/I ² C x 1 ch			UART (LIN compatible)/CSI x 1 ch CSI/I ² C x 1 ch					
		UAF	RT (LIN compatible)/I ² C ×	2 ch			UART (LIN comp			
A/D converter			10 bits x 12 ch				10 bits	× 12 ch		
D/A converter			8 bits x 2 ch				8 bits	× 2 ch		
DMA controller			4 ch				4	ch		
Ports	I/O		84				8	4		
	Input		-					-		
Debug control unit			-	Provided (RUN/break)		-	Provided (RUN/break)		-	Provided (RUN/break)
Other peripheral fur	nctions		Watch timer: 1 ch				Watch til			
			IEBus controller: 1 ch* CAN controller: 1 ch* Ch* Ch* Ch* Ch* Ch* Ch* Ch*				IEBus contr			
			ROM correction: 4 point	s			ROM correc			
			Real-time output	-			Real-tim			
			Clock monitor, CRC				LVI/clock m	onitor, CRC		
Operating frequence	у		using main clock: 2.5 to					lock: 2.5 to 20 MHz		
			n using subclock: 32.76 g internal oscillation clo				When using subo When using internal os			
Power supply voltage	ie e		3.0 V to 3.6 V (@ 32 MHz			2.8	5 V to 3.6 V (A/D convert		MHz)	
Package	5-		00-pin LQFP (14 × 14mr	·		2.0	100-pin LQFF		····y	
				,			100-pin QFP			
Operating ambient	temperature		-40°C to +85°C				-40°C t			
	-4U°C to +85°C -4U°C -4U°C to +85°C -4U°C -4U									

- 11. Products without IEBus and CAN only
 12. Products with IEBus or CAN only
 13. The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.
- *4. μPD703272HY/3273HY/F3273HY only
 *5. μPD703282HY/3283HY/F3283HY only
 *6. μPD703270Y/3271Y/F3271Y/3272Y/3273Y/F3273Y only

Generic Name				V850ES/SJ2-H				V850ES/SJ2		
Part No.	Without IEB	us, CAN	μPD703265HY	μPD703266HY	μPD70F3266HY	μPD703264Y	μPD70F3264Y	μPD703265Y	μPD703266Y	μPD70F3266Y
	On-chip II	EBus	μPD703275HY	μPD703276HY	μPD70F3276HY	μPD703274Y	μPD70F3274Y	μPD703275Y	μPD703276Y	μPD70F3276Y
	On-chip	1 ch	μPD703285HY	μPD703286HY	μPD70F3286HY	μPD703284Y	μPD70F3284Y	μPD703285Y	μPD703286Y	μPD70F3286Y
	CAN	2 ch	μPD703287HY	μPD703288HY	μPD70F3288HY	-	-	μPD703287Y	μPD703288Y	μPD70F3288Y
CPU name			<u> </u>	V850ES				V850ES		
CPU performance (I	Dhrystone)			66 MIPS (@ 32 MHz)				43 MIPS (@ 20 MHz)		
Internal ROM			512 KB (mask)	640 KB (mask)	640 KB (flash)	384 KB (mask)	384 KB (flash)	512 KB (mask)	640 KB (mask)	640 KB (flash)
Internal RAM			40 KB	48	KB	32	KB	40 KB	48	KB
External bus	Bus type			Multiplexed/separate				Multiplexed/separate		
interface	Address b	us		24 bits				24 bits		
	Data bus			8/16 bits				8/16 bits		
Chip select signal				4				4		
Memory controller				SRAM, etc.				SRAM, etc.		
Interrupt sources	Internal			*2/68*3 (including one NMI				5*2/69*3 (including one NMI for		
	External			10 (10)*4 (including one NM	<u>'</u>			10 (10)*4 (including one NMI	<u> </u>	
Timer/counter				-bit interval timer (TMM) × t timer/event counter (TMP)				-bit interval timer (TMM) × 1 t timer/event counter (TMP)		
				timer/event counter (TMQ)				t timer/event counter (TMQ)		
Watchdog timer				1 ch				1 ch		
Serial interface				CSI x 4 ch				CSI x 4 ch		
			UA	RT (LIN compatible)/CSI × CSI/I ² C × 1 ch	1 ch		UA	ART (LIN compatible)/CSI x 1 CSI/I ² C x 1 ch	1 ch	
			UA	RT (LIN compatible)/I ² C ×	2 ch		UA	ART (LIN compatible)/I ² C × 2	? ch	
			ι	JART (LIN compatible) x 1	ch		l	UART (LIN compatible) x 1 c	:h	
A/D converter				10 bits x 16 ch				10 bits x 16 ch		
D/A converter				8 bits × 2 ch				8 bits × 2 ch		
DMA controller				4 ch				4 ch		
Ports	1/0			128				128		
	Input			-				-		
Debug control unit				-	Provided (RUN/break)	-	Provided (RUN/break)		-	Provided (RUN/break)
Other peripheral fur	nctions			Watch timer: 1 ch IEBus controller: 1 ch*5				Watch timer: 1 ch IEBus controller: 1 ch*8		
				CAN controller: 1 ch*6				CAN controller: 1 ch*9		
				CAN controller: 2 ch*7				CAN controller: 2 ch*10		
				ROM correction: 4 points				ROM correction: 4 points		
				Real-time output Clock monitor, CRC		Real-time output LVI/clock monitor, CRC				
Operating frequency	у		When	using main clock: 2.5 to 3	2 MHz		When	n using main clock: 2.5 to 20	0 MHz	
	•		Wh	en using subclock: 32.768						
			When using internal oscillation clock: 200 kHz							
Power supply voltage	ge		3.0 V to 3.6 V (@ 32 MHz)			2.85 V to 3.6 V	(A/D converter: 3.0 V to 3.6			
Package				144-pin LQFP (20 × 20mm)			144-pin LQFP (20 × 20 mm))	
Operating ambient t	temperature			-40°C to +85°C				-40°C to +85°C		

- 11. Products without IEBus and CAN only
 12. Products with IEBus or CAN only
 13. Products with 2 ch CAN only
 14. The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.

- *9. μPD703284Y/F3284Y/3285Y/3286Y/F3286Y only *10. μPD703287Y/3288Y/F3288Y only

Low-End Lineup (10/10)

Generic Name		V850ES/SG1				
Part No.		μPD703249Y				
CPU name		V850ES				
CPU performance (D	Ohrystone)	43 MIPS (@ 20 MHz)				
Internal ROM		256 KB (mask)				
Internal RAM		12 KB				
External bus	Bus type	Multiplexed/separate				
interface	Address bus	22 bits				
	Data bus	8/16 bits				
	Chip select signal					
Memory controller		SRAM, etc.				
Interrupt sources	Internal	32 (including one NMI)				
	External	9 (9)* (including one NMI)				
Timer/counter		16-bit interval timer (TMM) × 1 ch				
		16-bit timer/event counter (TMP) \times 5 ch				
Watchdog timer		1 ch				
Serial interface		CSI × 2 ch				
		CSI/I ² C ×1 ch				
		UART × 2 ch				
		I ² C×1 ch				
A/D converter		10 bits x 12 ch				
D/A converter		-				
DMA controller		-				
Ports	I/O	84				
	Input	-				
Debug control unit		-				
Other peripheral fun	ctions	Watch timer: 1 ch, ROM correction: 4 points, clock monitor				
Operating frequency	,	When using main clock: 2.5 to 20 MHz				
		When using subclock: 32.768 kHz				
		When using internal oscillation clock: 200 kHz				
Power supply voltag	е	2.85 V to 3.6 V				
		(A/D converter: 3.0 V to 3.6 V)				
Package		100-pin LQFP (14 × 14 mm)				
		100-pin QFP (14 x 20 mm)				
Operating ambient to		-40°C to +85°C				

^{*} The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.



57

High-End Lineup (1/2)

Generic Name			V850E2/MN4 (Und	der development)			
Part No.		μPD70F3510	μPD70F3512	μPD70F3514	μPD70F3515		
CPU name		V850	IE2M	V850E2	M × 2		
CPU performance (E	Ohrystone)		512 MIPS (6	200 MHz)			
Internal ROM			1 MB (flash)		2 MB (flash)		
Internal RAM		64	КВ	64 KB	×2		
External bus	Bus type		Separate (2	2 channels)			
interface	Address bus		26 bits,	26 bits			
	Data bus		8/16/32 bits	,			
	Chip select signal		4,	.5			
Memory controller			SDRAM, S	SRAM, etc.			
Interrupt sources	Internal	180	190	196	5		
	External		29 (includin	g one NMI)			
Timer/counter		32-bit timer: 4 ch × 1 unit 16-bit timer: 16 ch × 4 units					
		16-bit encoder timer: 2 ch					
Watchdog timer		1	2 cl	1			
Serial interface		UART/CSI x 4 ch UART/CSI x 4 ch					
		$ UART/CSI/^2C \times 6 \operatorname{ch}^{*1} $					
A/D converter		12 bits x 12 ch (5 V analog), 10 bits x 12 ch (3.3 V analog)					
D/A converter		-					
DMA controller		16 ch					
Ports	I/O		18	31			
	Input		7	7			
Debug control unit			Provided (F	RUN/break)			
USB controller		USB 2.0 function (full-speed) × 1 ch					
		USB 2.0 host (full-speed) × 1 ch					
Ethernet controller			10	ch			
Other peripheral fun	ctions	Hardware bus common me	emory: 64 KB, hardware bus side cache: 16 KB, dedica	ted DMA for secondary memory controller, inverter time	r support, boundary scan		
Operating frequency	1		144 to 2	00 MHz			
Power supply voltag	е		1.1 V to 1.3 V (internal)/3.0 V to 3.6 V (extern	nal)/analog: 3.0 V to 3.6 V or 4.5 V to 5.5 V*4	·		
Package			304-pin FBGA	A (19 × 19 mm)			
Operating ambient t	emperature		-40°C to	+100°C*5			

- 11. Of which, 4 UART/SCII channels have FIFO function.
 12. Of which, 3 UART/SCII channels have FIFO function.
 13. Of which, 1 UART/SCII channel have FIFO function.
 14. 10-bit precision when using 3.3 V analog power supply, 12-bit precision when using 5 V analog power supply
 15. Package surface temperature

Generic Name		V850E2/ML4 (Under development)					
Part No.		μPD70F3510 μPD70F3514					
CPU name		V850E2M					
CPU performance (D	Ohrystone)	512 MIPS (@ 200 MHz)					
Internal ROM		768 KB (flash) 1 MB (flash)					
Internal RAM		64 KB + expanded RAM: 64 KB					
External bus	Bus type	Separate Separate					
interface	Address bus	26 bits					
	Data bus	8/16/32 bits					
	Chip select signal	4					
Memory controller		SDRAM, SRAM, etc.					
Interrupt sources	Internal	150					
	External	29 (including one NMI)					
Timer/counter		16-bit timer array: 16 ch \times 2 unit 32-bit timer array: 4 ch \times 1 units					
		16-bit encoder timer: 2 ch					
Watchdog timer		1 ch					
Serial interface		UART × 4 ch (of which, 2 have FIFO function)					
		CSI x 4 ch (of which, 2 have FIFO function) 1°C x 2 ch					
A/D converter		10 bits or 12 bits × 12 ch (5 V input for 12-bit)					
D/A converter		-					
DMA controller		8 ch (4 ch for internal transfers only)					
Ports	1/0	119					
	Input	1					
Debug control unit		Provided (RUN/Dreak/trace)					
USB controller		USB 2.0 function (full-speed) \times 1 ch USB 2.0 host (full-speed) \times 1 ch					
Ethernet controller		1 ch					
Other peripheral fund	ctions	CAN, FPU					
Operating frequency	,	200 MHz					
Power supply voltage	e	1.2 V and 3.3 V (+5 V (12-bits A/D)					
Package		216-pin QFP (24 x 24 mm)					
Operating ambient to	emperature	-40°C to +100°C*					

High-End Lineup (2/2)

Generic Name		V850E/MA3		V850E2/ME3				
Part No.		μPD703131BY	μPD703132BY	μPD703133BY	μPD703134BY	μPD70F3134BY	μPD703136BY	μPD703500
CPU name				V85	0E1			V850E2
CPU performance (D	hrystone)			158 MIPS (@ 80 MHz)			432 MIPS (@ 200 MHz)
Internal ROM		256 KB	3 (mask)	512 KB	(mask)	512 KB (flash)	256 KB (mask)	ROMless (instruction cache: 8 KB, data cache: 8 KB)
Internal RAM		16 KB	32 KB	16 KB	32	KB	8 KB	instruction: 168 KB, data: 32 KB
External bus	Bus type			Multiplexed	d/separate			Separate
interface	Address bus			26 1	oits			26 bits
	Data bus			8/16	bits			8/16/32 bits
	Chip select signal	8					8	
Memory controller				SDRAM, S	RAM, etc.			SDRAM, SRAM, etc.
Interrupt sources	Internal	41 (including one NMI)				59		
	External	26 (26)* (including one NMI)				40 (including one NMI)		
Timer/counter		16-bit interval timer (TMD) × 4 ch 16-bit timer/event counter (TMP) × 3 ch 16-bit timer/event counter (TMO) × 1 ch (3-phase inverter control PWM timer compatible) 16-bit encoder counter/timer (TMENC) × 1 ch			ol PWM timer con	16-bit timer/event counter (TMC) × 6 ch 16-bit interval timer (TMD) × 4 ch 16-bit encoder counter/timer (TMENC) × 2 ch		
Watchdog timer		1 ch				-		
Serial interface		CSI/UART × 3 ch UART/r ² C × 1 ch				CSI (with FIFO) ×1 ch CSI (with FIFO)/UART ×1 ch UART ×1 ch		
A/D converter		10 bits × 8 ch				10 bits × 8 ch		
D/A converter		8 bits × 2 ch				-		
DMA controller				4 0	ch			4 ch
Ports	I/O			10	1			77
	Input			1	1			1
Debug control unit				Provided (F	tUN/break)			Provided (RUN/break/trace)
Other peripheral fund	ctions		3-phas	e inverter control,	ROM correction: 4	points		USB (function) × 1 ch, SSCG, 16-bit PWM output × 2 ch
Operating frequency				5 to 80) MHz			100 to 200 MHz
Power supply voltage	е		2.3 V	to 2.7 V (internal)/	3.0 V to 3.6 V (exte	ernal)		1.40 V to 1.65 V (internal)/3.0 V to 3.6 V (external)
Package		144-pin LQFP (20 x 20 mm) 161-pin FBGA (13 x 13 mm)		176-pin QFP (24 x 24 mm)				
Operating ambient temperature		-40°C to +85°C		–40°C to +80°C				

Generic Name V850E/ME2										
Part No. μPD703111B-06 μPD703111B-10 μPD7031111					μPD703111B-15					
CPU name V850E1										
CPU performance (I	Ohrystone)	142 MIPS (@ 66 MHz)	215 MIPS (@ 100 MHz)	286 MIPS (@ 133 MHz)	325 MIPS (@ 150 MHz)					
Internal ROM ROMIess (instruction cache: 8 KB)										
Internal RAM			instruction: 128 H	KB, data: 16 KB						
External bus	Bus type		Sepa	rate						
interface	Address bus		26 b	****						
	Data bus	8/16/32 bits								
	Chip select signal	8								
Memory controller			SDRAM, S	***						
Interrupt sources	Internal		59							
	External		40 (32)* (includ	ling one NMI)						
Timer/counter		16-bit timer/event counter (TMC) \times 6 ch 16-bit interval timer (TMD) \times 4 ch								
		16-bit tencoder counter/filmer (TMED); x 2 ch								
Watchdog timer				· · · ·						
Serial interface			CSI (with FIFO) × 1 ch							
		CSI (with FIFO)/JART x 1 ch								
		UART × 1 ch								
A/D converter		10 bits x 8 ch								
D/A converter		-								
DMA controller			4 0	ch						
Ports	I/O		77	7						
	Input	1								
Debug control unit			Provided (RUN	I/break/trace)						
Other peripheral fun	ctions		USB (function) 16-bit PWM o							
Operating frequency	,		10 to 15	0 MHz						
Power supply voltage	e		1.35 V to 1.65 V (internal)/3.0 V to 3.6 V (external)		1.40 V to 1.65 V (internal)/3.0 V to 3.6 V (external)					
Package			176-pin LQFP	(24 × 24 mm)	1					
Operating ambient t	emperature		-40°C to +85°C		-40°C to +70°C					

ASSP Lineup (Inverter Control, etc.) (1/5)

Generic Name			V850E/IG4			V850E/IH4	
Part No.		μPD70F3913	μPD70F3914	μPD70F3915	μPD70F3916 μPD70F3917 μPD70F3918		
CPU name	CPU name V850E1 V850E1						
CPU performance (Dhrystone)			197 MIPS (@ 100 MHz)			197 MIPS (@ 100 MHz)	
Internal ROM		256 KB (flash)	384 KB (flash)	480 KB (flash)	256 KB (flash)	384 KB (flash)	480 KB (flash)
Internal RAM			24 KB			24 KB	
External bus	Bus type		-			-	
interface	Address bus		-			-	
	Data bus		-			-	
	Chip select signal		-				
Memory controller			-			-	
Interrupt sources	Internal		82 (Including one NMI)			82 (Including one NMI)	
	External		22 (22)*			22 (22)*	
Timer/counter		16-bit timer/event counter (TAB) x 2 ch (3-phase inverter control PWM timer compatible) 16-bit timer/event counter (TAA) x 1 ch 16-bit timer/event counter (TMT) x 4 ch (encoder count function: 2 ch) 16-bit timer/counter (TAA) x 2 ch 16-bit timer/counter (TAM) x 4 ch			16-bit timer/event counter (TAB) × 2 ch (3-phase inverter control PWM timer compatible) 16-bit timer/event counter (TAA) × 1 ch 16-bit timer/event counter (TMT) × 4 ch (encoder count function: 2 ch) 16-bit timer/counter (TAA) × 2 ch 16-bit interval timer (TMM) × 4 ch		
Watchdog timer		1 ch				1 ch	
Serial interface		CSI/UART (With FIFO) x 1 ch CSI/UART x 2 ch UART/I°C x 1 ch			CSI/UART (With FIFO) ×1 ch CSI/UART ×2 ch UARTI/°C ×1 ch		
A/D converter		12 bits \times 4 ch (A/D converter 0), 12 bits \times 3 ch (A/D converter 1) (conversion time: 2 μ s) 10 bits \times 12 ch			12 bits \times 4 ch, 2 units (conversion time: 2 μ s) 10 bits \times 12 ch		
D/A converter		-			-		
DMA controller			7 ch		7 ch		
Ports	I/O		55			68	
	Input		12		12		
Debug control unit			Provided (RUN/break)			Provided (RUN/break/trace)	
USB controller			-			-	
Other peripheral functions			ntrol, 6 operational amplifiers, comp ftware pull-up, POC/LVI/clock monit			ontrol, 6 operational amplifiers, comp oftware pull-up, POC/LVI/clock moni	
Operating frequency	/		10 to 100 MHz			10 to 100 MHz	
Power supply voltage	e		1.5 V/5.0 V			1.5 V/5.0 V	
Package			100-pin LQFP (14 × 14 mm) 100-pin LQFP (14 × 20 mm)		128-pin LQFP (14 × 20 mm)		
Operating ambient t	emperature		-40°C to +85°C			-40°C to +85°C	
		1.0 0.0 400 0					

Generic Name			V850E/IG4-H			V850E/IH4-H		
Part No.		μPD70F3919	μPD70F3920	μPD70F3921	μPD70F3922	μPD70F3923	μPD70F3924	
CPU name			V850E1			V850E1		
CPU performance (E	Ohrystone)		197 MIPS (@ 100 MHz)			197 MIPS (@ 100 MHz)		
Internal ROM		256 KB (flash)	384 KB (flash)	480 KB (flash)	256 KB (flash)	384 KB (flash)	480 KB (flash)	
Internal RAM			24 KB	•		24 KB	'	
External bus Bus type			Multiplexed			Multiplexed/separate		
interface	Address bus		16 bits			Multiplexed: 16 bits, separate: 8 bits	S	
	Data bus		8/16 bits			8/16 bits		
	Chip select signal		2			2		
Memory controller			SRAM, etc. (5 V interface)			SRAM, etc.		
Interrupt sources	Internal		84 (Including one NMI)			84 (Including one NMI)		
	External		22 (22)*			22 (22)*		
Timer/counter		16-bit timer/event counter (TAB) × 2 ch (3-phase inverter control PWM timer compatible) 16-bit timer/event counter (TAA) × 1 ch 16-bit timer/event counter (TMT) × 4 ch (encoder count function: 2 ch) 16-bit timer/counter (TAA) × 2 ch 16-bit timer/counter (TMM) × 4 ch			16-bit timer/event counter (TAB) × 2 ch (3-phase inverter control PWM timer compatible) 16-bit timer/event counter (TAA) × 1 ch 16-bit timer/event counter (TMT) × 4 ch (encoder count function: 2 ch) 16-bit timer/counter (TAA) × 2 ch 16-bit interval timer (TMM) × 4 ch			
Watchdog timer			1 ch			1 ch		
Serial interface		CSI/UART (With FIFO) x 1 ch CSI/UART x 2 ch UART/I°C x 1 ch			CSI/UART (With FIFO) x 1 ch CSI/UART x 2 ch UART/I°C x 1 ch			
A/D converter		12 bits x 4 ch (A/D conve	erter 0), 12 bits \times 3 ch (A/D converter 10 bits \times 12 ch	r 1) (conversion time: 2 μs)	12	bits \times 4 ch, 2 units (conversion time: 10 bits \times 12 ch	2 µs)	
D/A converter			-			-		
DMA controller			7 ch		7 ch			
Ports	1/0		51			68		
	Input		12			12		
Debug control unit			Provided (RUN/break)			Provided (RUN/break/trace)		
USB controller			USB 2.0 function (full-speed) \times 1 ch	h		USB 2.0 function (full-speed) \times 1 ch	1	
Other peripheral fun	ctions		ontrol, 6 operational amplifiers, comp oftware pull-up, POC/LVI/clock mon		3-phase inverter control, 6 operational amplifiers, comparators: 12 circuits, software pull-up, POC/LVI/clock monitor			
Operating frequency	1		10 to 100 MHz			10 to 100 MHz		
Power supply voltag	е	1.5	5 V (internal)/5.0 V (pin, A/D)/3.3 V (U	JSB)	1.5	5 V (internal)/5.0 V (A/D)/3.3 V (pin, U	SB)	
Package			100-pin LQFP (14 × 14 mm)			128-pin LQFP (14 × 20 mm)		
Operating ambient temperature -40°C to +85°C			-40°C to +85°C			-40°C to +85°C		

ASSP Lineup (Inverter Control, etc.) (2/5)

Generic Name		V850	E/IG3	V850E/	IF3	
Part No.		μΡD70F3453 μΡD70F3454		μPD70F3451	μPD70F3452	
CPU name		V85	0E1	V850E1		
CPU performance (I	J performance (Dhrystone) 131 MIPS (@ 64 MHz) 131 MIPS (@ 64 MHz)		4 MHz)			
Internal ROM		128 KB (flash)	256 KB (flash)	128 KB (flash)	256 KB (flash)	
Internal RAM		8 KB	12 KB	8 KB 12 KB		
External bus Bus type		-	Multiplexed/separate *1	-		
nterface	Address bus	-	Multiplexed: 16 bits, separate: 8 bits*1	-		
	Data bus	-	8/16 bits*1	-		
	Chip select signal	-	2*1	-		
Memory controller		-	SRAM, etc.*1	-		
Interrupt sources	Internal	75 (includir	g one NMI)	74 (including or	ne NMI)	
	External	21 ((8)*2	15 (12)*²		
Timer/counter		(3-phase inverter control	ounter (TAB) × 2 ch I PWM timer compatible)	16-bit timer/event counter (TAB) × 2 ch (3-phase inverter control PWM timer compatible)		
		16-bit timer/event counter (TMT) × 16-bit timer/cou	nter (TAA) × 2 ch	16-bit timer/event counter (TAA) × 3 ch 16-bit timer/event counter (TMT) × 2 ch (encoder count function: 1 ch) 16-bit timer/counter (TAA) × 2 ch 16-bit interval timer (TMM) × 4 ch		
16-bit interval Watchdog timer		10-bit interval til	· · ·	1 ch	(TIMINI) X 4 CIT	
Serial interface			h FIFO) x 1 ch	CSI/UART (with FI	FO) - 1 ab	
Seriai Interrace		CSI/DART (WI CSI/UAF UART/I ²	RT × 2 ch	CSI/UART × 2 ch UART/I°C × 1 ch		
A/D converter		12 bits × 5 ch, 2 units 10 bits		12 bits \times 5 ch, 2 units (conversion time: 2 μ s) 10 bits \times 4 ch		
D/A converter		-		-		
DMA controller		4.	ch	4 ch		
Ports	I/O	5	6	44		
	Input		3	4		
Debug control unit		Provided (F	RUN/break)	-		
Other peripheral fun	ctions	3-phase inverter control, 4 operation software pull-up, PC		3-phase inverter control, 4 operational a software pull-up, POC/L		
Operating frequency	/	4 to 6	4 MHz	4 to 64 MI	Hz	
Power supply voltag	e		3.5 V to 5.5 V (A/D converter: 4.0 V to 5.5 V)		3.5 V to 5.5 V (A/D converter: 4.0 V to 5.5 V)	
Package		100-pin LQFP (14 x 14 mm) 100-pin LQFP (14 x 20 mm) 161-pin FBGA (10 x 10 mm) ¹³		80-pin LQFP (14 x 14 mm)		
	emperature	10-0-1	0 +85°C	-40°C to +8	15-0	

*3. uPD70F3454F1-DA9-A only	

Generic Name				V850I	E/MA3			
Part No.		μPD703131BY μPD703132BY μPD703133BY μPD703134BY μPD703134BY μPD703134BY						
CPU name		V850E1						
CPU performance (D	Ohrystone)		158 MIPS (@ 80 MHz)					
nternal ROM	mal ROM 256 KB (mask) 512 KB (mask) 512 KB (flash) 2						256 KB (mask)	
nternal RAM		16 KB	32 KB	16 KB	32	KB	8 KB	
External bus	Bus type			Multiplexe	d/separate			
nterface	Address bus			26	bits			
	Data bus			8/16	bits			
	Chip select signal				8			
Memory controller				SDRAM, S	SRAM, etc.			
nterrupt sources	Internal			41 (includii	ng one NMI)			
	External			26 (26)* (inclu	ding one NMI)			
Timer/counter 16-bit interval timer (TMD) × 4 ch 16-bit timer/event counter (TMP) × 3 ch 16-bit timer/event counter (TMQ) × 1 ch (3-phase inverter control PWM timer compatible) 16-bit encoder counter/timer (TMENC) × 1 ch					apatible)			
Watchdog timer				1	ch			
Serial interface					RT x 3 ch C x 1 ch			
A/D converter				10 bits	× 8 ch			
D/A converter				8 bits	× 2 ch			
DMA controller				4	ch			
Ports	I/O			1	01			
	Input				1			
Debug control unit				Provided (RUN/break)			
Other peripheral fun	ctions			3-phase inverter control,	ROM correction: 4 points			
Operating frequency	,			5 to 8	0 MHz			
Power supply voltag	e			2.3 V to 2.7 V (internal).	3.0 V to 3.6 V (external)			
Package					P (20 × 20 mm) A (13 × 13 mm)			
Operating ambient to	amporatura			-40°C t	- 05-0			

ASSP Lineup (Inverter Control, etc.) (3/5)

Generic Name			V850E/IA4		V850E	E/IA3	
Part No.		μPD703185	μPD703186	μPD70F3186	μΡD703183 μΡD70F3184		
CPU name		V850E1			V850E1		
CPU performance (Dhrystone) 126 MIPS (@ 64 MHz)		126 MIPS (@ 64 MHz)				
Internal ROM		128 KB (mask)	256 KB (mask)	256 KB (flash)	128 KB (mask)	256 KB (flash)	
Internal RAM		6 KB	12	КВ	6 KB	12 KB	
External bus	Bus type		-		-		
interface	Address bus				_		
	Data bus				-		
	Chip select signal		-		_		
Memory controller					-		
Interrupt sources	Internal		53 (including one NMI)		49 (including	,	
	External		8 (7)*		7 (6 16-bit timer/event counter (TMQ) × 1 ch (3-ph	,	
Timer/counter			nter (TMQ) \times 2 ch (3-phase inverter control I 16-bit encoder counter/timer (TMENC) \times 2 ch 16-bit timer/event counter (TMP) \times 2 ch 16-bit timer/counter (TMP) \times 2 ch 16-bit interval timer (TMM) \times 1 ch	16-bit encoder counter/timer (TMENC) × 1 ch 16-bit timer/event counter (TMP) × 2 ch 16-bit timer/event counter (TMO) × 1 ch 16-bit timer/counter (TMP) × 2 ch 16-bit interval timer (TMM) × 1 ch			
Watchdog timer			1 ch	1 0	ch		
Serial interface		CSI x 1 ch UART x 1 ch CSI/UART x 1 ch			CSI x UART : CSI/UAR	× 1 ch	
A/D converter		10 bits \times 4 ch, 2 units (conversion time: 2 μ s) 8/10 bits \times 8 ch			10 bits × 4 ch, 10 bits × 2 c 8/10 bits		
D/A converter			-		-		
DMA controller			4 ch		4 0	ch	
Ports	I/O		56		44	1	
	Input		8		6	·	
Debug control unit			_	Provided (RUN/break)	-		
Other peripheral fun	ctions	3-phase inverter co	ntrol, ROM correction: 4 points, operational comparators: 6 circuits, software pull-up	amplifiers: 6 circuits,	3-phase inverter control, ROM correction: comparators: 5 circui		
Operating frequency	/		4 to 64 MHz		4 to 64	MHz	
Power supply voltag	ie	2.3 V to 2.7 V (internal)/4.0 V to 5.5 V (external) (A/D converter: 4.5 V to 5.5 V)			2.3 V to 2.7 V (internal)/4 (A/D converter:	, ,	
Package			100-pin LQFP (14 × 14 mm) 100-pin QFP (14 × 20 mm)		80-pin QFP (14 × 14 mm)		
Operating ambient t	emperature		-40°C to +85°C		–40°C to	0+85°C	

^{*} The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.

Generic Name		V850E/I	A1	V850E	/IA2		
Part No.		μPD703116	μPD70F3116	μΡD703114 μΡD70F3114			
CPU name		V850E1		V850	E1		
CPU performance (Dhrystone)		103 MIPS (@ 50	MHz)	82 MIPS (@	40 MHz)		
Internal ROM		256 KB (mask) 256 KB (flash)		128 KB (mask)	128 KB (flash)		
Internal RAM		10 KB		6 KI	3		
External bus Bus type		Multiplexed	d	Multiple	exed		
interface	Address bus	24 bits		22 bi			
	Data bus	8/16 bits		8/16 b	its		
	Chip select signal	8		-			
Memory controller		SRAM, etc	-	SRAM,			
Interrupt sources			42				
	External	20 (14)* (including		16 (12)* (includi			
Timer/counter		16-bit 3-phase inverter contro 16-bit encoder counte		16-bit 3-phase inverter control PWM timer x 2 ch 16-bit encoder counter/timer x 1 ch			
		16-bit timer/count		16-bit timer/counter × 2 ch			
		16-bit timer/event co		16-bit timer/event counter x 1 ch			
		16-bit interval time	er x 1 ch	16-bit interval	timer x 1 ch		
Watchdog timer		-		-			
Serial interface		CSI × 2 ch		CSI×			
		UART × 3 c	n	CSI/UART UART ×	UART x 1 ch		
A/D converter		10 bits × 8 ch, 2	units	10 bits × 6 ch (A/D converter 0)			
				10 bits × 8 ch (A/D converter 1)			
D/A converter		-		-			
DMA controller		4 ch		4 ch			
Ports	I/O	75		47			
	Input	8		6			
Debug control unit		-		-			
Other peripheral fund	ctions	CAN controller	x 1 ch	-			
Operating frequency		4 to 50 MH	z	4 to 40	MHz		
Power supply voltage	e	3.0 V to 3.6 V (in 4.5 V to 5.5 V (ex		4.5 V to 5.5 V (when inte	ernal regulator used)		
Package		144-pin LQFP (20 :	< 20 mm)	100-pin QFP (1 100-pin LQFP (
Operating ambient to	emperature	-40°C to +85°C (110°C ve	ersion available)	-40°C to	+85°C		

^{*} The figure in parentheses indicates the number of external interrupts that can be used to release STOP more

ASSP Lineup (Inverter Control, etc.) (4/5)

Generic Name		V850ES/HE3	V850ES/HF3		
Part No.		μPD70F3747	μPD70F3750		
CPU name		V850ES	V850ES		
CPU performance (D	hrystone)	69 MIPS (@ 32 MHz)	69 MIPS (@ 32 MHz)		
Internal ROM		128 KB (flash)	256 KB (flash)		
Internal RAM		8 KB	16 KB		
External bus	Bus type	-	-		
interface	Address bus	-	-		
	Data bus	-	-		
	Chip select signal	-	-		
Memory controller –		-	-		
Interrupt sources	Internal	43 (including one NMI)	43 (including one NMI)		
	External	9 (9)* (including one NMI)	9 (9)* (including one NMI)		
Timer/counter		16-bit timer/event counter (TAA) × 5 ch 16-bit timer/event counter (TAB) × 1 ch (3-phase inverter control PVM timer compatible) 16-bit interval timer (TMM) × 1 ch (3-phase inverter control PVM timer compatible) 16-bit interval timer (TMM) × 1 ch			
Watchdog timer		1 ch	1 ch		
Serial interface		$CSI \times 2$ ch $UART$ (LIN compatible) $\times 2$ ch $I^2 C \times 1$ ch	$ \begin{array}{c} \text{CSI} \times 2 \text{ ch} \\ \text{UART (LIN compatible)} \times 2 \text{ ch} \\ \text{I}^{\circ} \text{C} \times 1 \text{ ch} \end{array} $		
A/D converter		10 bits x 10 ch	10 bits x 12 ch		
D/A converter		-	-		
DMA controller		4 ch	4 ch		
Ports	I/O	51	67		
	Input	-	-		
Debug control unit		Provided (RUN/break)	Provided (RUN/break)		
Other peripheral fund	ctions	3-phase inverter control, watch timer: 1 ch, POC/LVI/clock monitor, RAM retention flag, SSCG	3-phase inverter control, watch timer: 1 ch, POC/LVI/clock monitor, RAM retention flag, SSCG		
Operating frequency		When using main clock: 4 to 32 MHz When using subclock: 32.768 kHz When using high-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz	When using main clock: 4 to 32 MHz When using subclock: 32.768 kHz When using high-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz		
Power supply voltage	е	3.7 V to 5.5 V (A/D converter: 4.0 V to 5.5 V)	3.7 V to 5.5 V (A/D converter: 4.0 V to 5.5 V)		
Package		64-pin LQFP (10 × 10 mm)	80-pin LQFP (12 × 12 mm)		
Operating ambient te	emperature	-40°C to +85°C	-40°C to +85°C		
		makes of enternal interments that can be used to release CTOD made	1		

^{*} The figure in parentheses indicates the number of external interrupts that can be used to release STOP mod

Generic Name		V850ES/HG3	V850ES/HJ3				
Part No.		μPD70F3752	μPD70F3755	μPD70F3757			
CPU name		V850ES	V85	0ES			
CPU performance (E	Ohrystone)	69 MIPS (@ 32 MHz)	69 MIPS (@ 32 MHz)	66 MIPS (@ 32 MHz)			
Internal ROM		256 KB (flash)	256 KB (flash)	512 KB (flash)			
Internal RAM		16 KB	16 KB	32 KB			
External bus	Bus type	-	Multip	olexed			
nterface	Address bus	-	161	bits			
	Data bus	-	8/16	bits			
Chip select signal - 4		1					
Memory controller		-	SRAN	f, etc.			
Interrupt sources	Internal	51 (including one NMI)	58 (including one NMI)	64 (including one NMI)			
	External	12 (12)* ¹ (including one NMI) 16 (16)* ¹ (including one NMI)					
Timer/counter 16-bit timer/event counter (TAA) × 5 ch 16-bit timer/event counter (TAB) × 2 ch (3-phase inverter control PWM timer compatible) 16-bit interval timer (TMM) × 1 ch			16-bit timer/event c (3-phase inverter control	16-bit timer/event counter (TAA) \times 5 ch 16-bit timer/event counter (TAB) \times 3 ch (3-phase inverter control PWM timer compatible) 16-bit interval timer (TMM) \times 1 ch			
Watchdog timer		1 ch	11	ch			
Serial interface		$\text{CSI} \times 2$ ch UART (LIN compatible) $\times 3$ ch $\text{I}^2\text{C} \times 1$ ch	$CSI \times 3$ ch $UART (LIN compatible) \times 3 \text{ ch}$ $I^2C \times 1 \text{ ch}$	$CSI \times 1$ ch UART (LIN compatible) $\times 4$ ch UART (LIN compatible)/ $CSI \times 2$ ch *2 UART (LIN compatible)/ $^{*}C \times 1$ ch			
A/D converter		10 bits × 16 ch	10 bits	× 24 ch			
D/A converter		-		-			
DMA controller		4 ch	4 (ch			
Ports	I/O	84	12	28			
	Input	-	-	-			
Debug control unit		Provided (RUN/break)	Provided (F	RUN/break)			
Other peripheral fun	ctions	3-phase inverter control, watch timer: 1 ch, POC/LVI/clock monitor, RAM retention flag, SSCG	3-phase inverter cont POC/LVI/clock monitor, F				
Operating frequency		When using main clock: 4 to 32 MHz When using subclock: 32.768 kHz When using high-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz	When using main clock: 4 to 32 MHz When using subclock: 32.768 kHz When using high-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz				
Power supply voltag	е	3.7 V to 5.5 V (A/D converter: 4.0 V to 5.5 V)	3.7 V to 5.5 V (A/D cor	nverter: 4.0 V to 5.5 V)			
Package		100-pin LQFP (14 × 14 mm)	144-pin LQFP	(20 × 20 mm)			
Operating ambient to	emperature	-40°C to +85°C	−40°C t	0.+85°C			

^{*2.} Two channels identical to independent UART are available. The V850ES/HJ3 has a total of 6 UART channels.

ASSP Lineup (Inverter Control, etc.) (5/5)

Generic Name		V850E	ES/IK1	V850E	S/IE2		
Part No.		μPD703327	μPD703329	μPD70F3713	μPD70F3714		
			μPD70F3329				
CPU name		V85	0ES	V850	ES		
CPU performance (D	Ohrystone)	63 MIPS (@ 32 MHz)	39 MIPS (@	20 MHz)		
Internal ROM		64 KB (mask)	64 KB (mask) 128 KB (mask)		128 KB (flash)		
			128 KB (flash)				
Internal RAM		4 KB	6 KB	6 KB	6 KB		
External bus	Bus type		-	-			
interface	Address bus	-	-	-			
Data bus			-	_			
	Chip select signal	-		-			
Memory controller			-	-			
Interrupt sources	Internal	` ·	36 (including one NMI) 36 (including one NMI) 7 (6)* 7 (6)*				
Timer/counter	External		,	7 (6)*			
Timer/counter		16-bit timer/event counter (TMQ) × 1 ch (3-p 16-bit timer/event c	nase inverter control PWM timer compatible) ounter (TMP) × 2 ch	16-bit timer/event counter (TMQ) × 1 ch (3-ph 16-bit timer/event co			
		16-bit timer/event c		16-bit timer/event co			
			nter (TMP) × 2 ch	16-bit timer/counter (TMP) × 2 ch			
			ner (TMM) x 1 ch	16-bit interval timer (TMM) ×1 ch			
Watchdog timer		1	ch	1 ch			
Serial interface			c 1 ch	CSI × 1 ch UART × 2 ch			
		UART	× 2 ch	UART	(2 ch		
A/D converter		10 bits × 4 ch, 2 units	(conversion time: 2 µs)	10 bits × 4 ch, 2 units (c	onversion time: 3.1 µs)		
D/A converter			-	_			
DMA controller			-	-			
Ports	1/0	3	9	39			
	Input		-	-			
Debug control unit			-	-			
Other peripheral fund		3-phase inverter control, ROM correction: 4 pe		3-phase inverter control, software			
Operating frequency		2.5 to 3	32 MHz	2.5 to 2	0 MHz		
Power supply voltage	е	3.5 V to 5.5 V (A/D co	nverter: 4.5 V to 5.5 V)	3.5 V to 5.5 V (A/D converter: 4.5 V to 5.5 V)			
		04 -1-1050	/// // \	64-pin LQFP (14 × 14 mm)			
Package		64-pin LQFP	(14 × 14 mm)	64-pin LQFP	14 × 14 mm)		

ASSP Lineup (Dashboard Control, Body Control) (1/10)

Generic Name		V850E	J/DG3	V850E/DJ3 3417 uPD70F3421 uPD70F3422 uPD70F				
Part No.		μPD70F3416	μPD70F3417	μPD70F3421	μPD70F3422	μPD70F3423		
CPU name		V85	0E1	V850E1				
CPU performance (I	Ohrystone)	34 MIPS (@ 16 MHz)		69 MIPS (@ 32 MHz)			
Internal ROM		128 KB (flash)	256 KB (flash)	256 KB (flash)	384 KB (flash)	512 KB (flash)		
Internal RAM		6 KB	12 KB	12 KB	16 KB	20 KB		
External bus	Bus type		-		-			
interface	Address bus		-		-			
	Data bus		-		-			
	Chip select signal		-		-			
Memory controller – – –								
Interrupt sources	Internal	48 (includir	ng one NMI)		75 (including one NMI)			
	External	5 (5)* (includ	ing one NMI)		8 (8)* (including one NMI)			
Timer/counter		16-bit timer/event of	ounter (TMP) × 1 ch		16-bit timer/event counter (TMP) × 4 ch			
			ounter (TMG) x 2 ch	16-bit timer/event counter (TMG) x 3 ch				
		16-bit interval til	mer (TMZ) × 4 ch		16-bit interval timer (TMZ) × 6 ch			
Watchdog timer		1	1 ch 1 ch					
Serial interface			1 ch		CSI × 2 ch			
			1 ch		I ² C × 2 ch			
A /D		,	npatible) x 2 ch		UART (LIN compatible) x 2 ch			
A/D converter		10 bits	× 8 ch		10 bits × 12 ch			
D/A converter		-	-	-				
DMA controller		-	-		4 ch			
Ports	I/O		2		98			
	Input	1	3		16			
Debug control unit		-	-		Provided (RUN/break)			
Other peripheral fun	ictions		mer: 1 ch		Watch timer: 1 ch			
			iver: 4 ch	Meter driver: 6 ch				
		ROM correction: 6 points, Sound of		ROM correction: 8 points, POC/clock monitor, SSCG				
			oller/driver	Voltage comparator				
			roller: 1 ch	Sound generator LCD controller/driver				
		OAN COIL	oner. I on		CAN controller: 2 ch			
Operating frequency	v	When using main	clock: 4 to 16 MHz	When using main clock: 4 to 32 MHz				
		_	clock: 32.768 kHz	When using subclock: 32.768 kHz				
		_	cillation clock: 240 kHz	When using internal oscillation clock: 240 kHz				
Power supply voltag	je		nverter: 3.5 V to 5.5 V)	3.2 V to 5.5 V (A/D converter: 3.5 V to 5.5 V)				
Package			P (14 × 14 mm)	144-pin LQFP (20 × 20 mm)				
	emperature		0+85°C	-40°C to +85°C				

Generic Name			V850E/DL3		
Part No.		μPD70F3424	μPD70F3425	μPD70F3426	μPD70F3427
CPU name			V850E1		V850E1
CPU performance (I	Dhrystone)		126 MIPS (@ 64 MHz)		126 MIPS (@ 64 MHz)
Internal ROM		512 KB (flash)	1024 KB (flash)	2048 KB (flash)	1024 KB (flash)
Internal RAM		24 KB	32 KB	84 KB	60 KB
External bus	Bus type		-	1	Separate
interface	Address bus		-		24 bits
	Data bus		-		8/16/32 bits
	Chip select signal		-		4
Memory controller			-		SRAM, etc.
Interrupt sources	Internal		82 (including one NMI)		
	External		9 (9)* (including one NMI)		
Timer/counter			16-bit timer/event counter (TMP) × 4 ch 16-bit timer/event counter (TMG) × 3 ch 16-bit interval timer (TMZ) × 10 ch		
Vatchdog timer			1 ch		1 ch
Serial interface			$CSI \times 3$ ch $I^2C \times 2$ ch UART (LIN compatible) $\times 2$ ch		
A/D converter			10 bits × 16 ch		
D/A converter			-		
DMA controller			4 ch		
Ports	I/O		98		101
	Input		16		16
Debug control unit			Provided (RUN/break)		Provided (RUN/break)
Other peripheral functions			Watch timer: 1 ch Meter driver: 6 ch ROM correction: 8 points, POC/clock monitor SSCG, Voltage comparator Sound generator LCD bus interface CAN controller: 2 ch		
Operating frequency			When using main clock: 4 to 64 MHz When using subclock: 32.768 kHz When using internal oscillation clock: 240 kHz		
Power supply voltag	је		3.2 V to 5.5 V (A/D converter: 3.5 V to 5.5 V)		3.2 V to 5.5 V (A/D converter: 3.5 V to 5.5 V)
Package			144-pin LQFP (20 × 20 mm)		208-pin LQFP (28 × 28 mm)
Operating ambient t	temperature		-40°C to +85°C		-40°C to +85°C

ASSP Lineup (Dashboard Control, Body Control) (2/10)

Generic Name		V850E2	2/FE4-L (Under develo	pment)	V850E	2/FF4-L (Under develo	ppment)	
Part No.		μPD70F3570	μPD70F3571	μPD70F3572	μPD70F3573	μPD70F3574	μPD70F3575	
CPU name			V850E2S			V850E2S		
CPU performance (E	Ohrystone)		82 MIPS (@ 48 MHz)			82 MIPS (@ 48 MHz)		
Internal ROM		256 KB (flash)	384 KB (flash) 512 KB (flash)		256 KB (flash)	384 KB (flash)	512 KB (flash)	
Internal RAM		24 KB	28 KB	32 KB	24 KB	28 KB	32 KB	
Data flash			32 KB			32 KB		
External bus	Bus type		-			-		
interface	Address bus		-		-			
	Data bus		-		-			
	Chip select signal		-			-		
Memory controller			-		-			
Interrupt sources	External		9		9			
Timer/counter			32-bit timer: $4 \text{ ch} \times 1 \text{ unit}$ 16-bit timer: $16 \text{ ch} \times 1 \text{ unit}$		32-bit timer: 4 ch x 1 unit 16-bit timer: 16 ch x 1 unit			
Watchdog timer			2 ch			2 ch		
Serial interface			UART (LIN compatible) \times 2 ch CSI \times 2 ch $I^2C \times 1$ ch CAN controller \times 1 ch		UART (LIN compatible) \times 2 ch $CSI \times 2$ ch $I^2C \times 1$ ch $CXI \times 2$ ch $CXI \times 3$ c			
A/D converter			10 bits × 12 ch			10 bits × 14 ch		
D/A converter			-			-		
DMA controller			8 ch			8 ch		
Ports	I/O		43			57		
	Input		-			_		
Debug control unit			Provided (RUN/break/trace)			Provided (RUN/break/trace)		
Other peripheral fun	ections	PC	OC, LVI, clock monitor, key return: 8	ch	POC, LVI, clock monitor, key return: 8 ch			
When using high-speed internal or		/hen using main clock: 48 MHz (max ng high-speed internal oscillation clo g low-speed internal oscillation cloc	ock: 8 MHz					
Power supply voltag	je		3.0 V to 5.5 V		3.0 V to 5.5 V			
Package			64-pin LQFP (10 × 10 mm)		80-pin LQFP (12 × 12 mm)			
Operating ambient t	emperature	-40°C t	o +85°C, -40°C to +110°C, -40°C to	+125°C	-40°C	to +85°C, -40°C to +110°C, -40°C to	0 +125°C	
		•						

O d . No			VOEO	E2/EC4 L /Under develope	oont)			
Generic Name				E2/FG4-L (Under developn	· ·			
Part No.		μPD70F3576	μPD70F3577	μPD70F3578	μPD70F3579	μPD70F3580		
CPU name				V850E2S				
CPU performance (I	Ohrystone)		82 MIPS (@ 48 MHz)		109 MIPS (@ 64 MHz)		
Internal ROM		256 KB (flash)	384 KB (flash)	512 KB (flash)	768 KB (flash)	1 MB (flash)		
Internal RAM		24 KB	28 KB	32 KB	48 KB	64 KB		
Data flash				32 KB				
External bus	Bus type		-					
interface	Address bus							
	Data bus							
	Chip select signal							
Memory controller								
Interrupt sources	External		13 ch					
Timer/counter			32-bit timer: $4 \text{ ch} \times 1$ unit 16-bit timer: $16 \text{ ch} \times 1$ unit					
Watchdog timer				2 ch				
Serial interface		UART (LIN compatible) × 3 ch CSI × 3 ch I°C × 1 ch CAN controller × 2 ch						
A/D converter		10 bits × 20 ch						
D/A converter				-				
DMA controller			8 ch					
Ports	I/O			75				
	Input			-				
Debug control unit				Provided (RUN/break/trace)				
Other peripheral fur	ctions			POC, LVI, clock monitor, key return: 8 ch				
Operating frequency	/	When using main clock: 48 MHz (max.) When using main clock: 64 MHz (max.) When using high-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz When using low-speed internal oscillation clock: 240 kHz						
Power supply voltage	e		3.0 V to 5.5 V					
Package				100-pin LQFP (14 × 14 mm)				
Operating ambient t	emperature		-40	°C to +85°C, -40°C to +110°C, -40°C to +12	5°C			

ASSP Lineup (Dashboard Control, Body Control) (3/10)

Generic Name				V850E2/FJ4-L (Un	der development)				
Part No.		μPD70F3581	μPD70F3582	μPD70F3583	μPD70F3584	μPD70F3585	μPD70F3586		
CPU name			V850E2S						
CPU performance (E	Ohrystone)		82 MIPS (@ 48 MHz)			109 MIPS (@ 64 MHz)			
Internal ROM		256 KB (flash)	384 KB (flash)	512 KB (flash)	768 KB (flash) 1 MB (flash)		1.5 MB (flash)		
Internal RAM		24 KB	28 KB	32 KB	48 KB 64 KB		96 KB		
Data flash		32 KB							
External bus	Bus type			-	-				
interface	Address bus			-	-				
	Data bus			-	-				
	Chip select signal				-				
Memory controller					-				
Interrupt sources	External			1					
Timer/counter				32-bit timer: 4 ch × 1 unit 16-bit timer: 16 ch × 2 units					
Watchdog timer				2	ch				
Serial interface		UART (LIN con CSI > I°C × CAN contr	3 ch 1 ch		$\begin{array}{ll} \text{UART (LIN compatible)} \times 5 \text{ ch} \\ \text{CSI} \times 3 \text{ ch} \\ \text{I}^2\text{C} \times 1 \text{ ch} \\ \text{CAN controller} \times 2 \text{ ch} \end{array}$				
A/D converter				10 bits	× 24 ch				
D/A converter				-	-				
DMA controller				8	ch		·		
Ports	I/O			11	18				
	Input				-				
Debug control unit				Provided (RUI)	N/break/trace)				
Other peripheral fun	ctions			POC, LVI, clock mor	nitor, key return: 8 ch				
					When usin	When using main clock: 64 MHz (max.) When using high-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz			
Power supply voltag	е			3.0 V t	o 5.5 V				
Package				144-pin LQFP	(20 × 20 mm)				
Operating ambient to	emperature			-40°C to +85°C, −40°C to	+110°C, -40°C to +125°C				

Generic Name			V850E2/FK4-L (Under development)					
Part No.		μPD70F3587	μPD70F3588	μPD70F3589				
CPU name			V850E2S					
CPU performance (E	Ohrystone)		109 MIPS (@ 64 MHz)					
Internal ROM		768 KB (flash)	1 MB (flash)	1.5 MB (flash)				
Internal RAM		48 KB	64 KB	96 KB				
Data flash			32 KB					
External bus	Bus type		-					
interface	Address bus							
	Data bus		-					
	Chip select signal		-					
Memory controller			-					
Interrupt sources	External		17					
Timer/counter			32-bit timer: $4 \text{ ch} \times 1 \text{ unit}$ 16-bit timer: $16 \text{ ch} \times 2 \text{ units}$					
Watchdog timer			2 ch					
Serial interface		UART (LIN compatible) × 5 ch						
		$CSI_{ imes}A$ ch $f^cC_{ imes}A$ toh						
		C						
A/D converter		10 bits × 24 ch						
D/A converter			-					
DMA controller			8 ch					
Ports	I/O		143					
	Input		-					
Debug control unit			Provided (RUN/break/trace)					
Other peripheral fun	ctions		POC, LVI, clock monitor, key return: 8 ch					
Operating frequency	/		When using main clock: 64 MHz (max.)					
			When using high-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz					
Power supply voltag	ie.		When using low-speed internal oscillation clock: 240 kHz					
Package Package	,-		176-pin LQFP (24 × 24 mm)					
Operating ambient t	emperature	-40°C to +85°C, -40°C to +110°C, -40°C to +125°C						

ASSP Lineup (Dashboard Control, Body Control) (4/10)

Generic Name				V850E2/FG4 (Ur	der development)				
Part No.		μPD70F3548	μPD70F4000	μPD70F3549	μPD70F4001	μPD70F3550	μPD70F4002		
CPU name		V850E2M							
CPU performance (I	Ohrystone)	162 MIPS (@ 80 MHz)							
Internal ROM		512 KE	(flash)	768 F	B (flash)	1 MI	B (flash)		
Internal RAM		48	KB	6	4 KB	8	0 KB		
Data flash				3	2 KB				
External bus	Bus type				-				
interface	Address bus				-				
	Data bus								
	Chip select signal				-				
Memory controller					-				
Interrupt sources	Internal	104	108	104	108	104	108		
	External				13	,			
Timer/counter			32-bit timer: 4 ch \times 2 units 16-bit timer: 16 ch \times 2 units						
Watchdog timer				:	2 ch				
Serial interface		$\label{eq:compatible} UART (LIN compatible) \times 5 \ ch$ $GSI \times 2 \ ch$ $GSI \times 2 \ ch$ $I^2C \times 1 \ ch$ $I^2C \times 1 \ ch$ $GAN controller \times 2 \ ch$ $FlexRay controller \times 2 \ ch \times 1 \ unit*$							
A/D converter		12 bits × 20 ch							
D/A converter			-						
DMA controller			8 ch						
Ports	1/0				72				
	Input				-				
Debug control unit				Provided (RI	JN/break/trace)				
Other peripheral fun	ctions		POC, LV	/I, clock monitor, comparator, rando	n number generator, data CRC, key re	eturn: 8 ch			
Operating frequency				When using main clock: 80 MHz (max.) When using high-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz					
Power supply voltage	e			3.0 V	to 5.5 V				
Package				100-pin LQI	FP (14 × 14 mm)				
Operating ambient t	emperature			-40°C to +85°C, −40°C	to +110°C, -40°C to +125°C				
		•							

^{*} µPD70F4000/4001/4002 only

Generic Name					V850E2/FJ4 (Und	der development)				
Part No.		μPD70F3551	μPD70F4003	μPD70F3552	μPD70F4004	μPD70F3553	μPD70F4005	μPD70F3554	μPD70F4006		
CPU name			V850E2M								
CPU performance (Dhrystone)				162 MIPS	(@ 80 MHz)					
Internal ROM		512 KE	3 (flash)	768 KE	B (flash)	1 MB	(flash)	1.5 ME	3 (flash)		
Internal RAM		48 KB 64 KB				80	KB	112	KB		
Data flash				32	KB			64	KB		
External bus	Bus type										
interface	Address bus	-									
	Data bus					_					
	Chip select signal					-					
Memory controller	T	400	170	100	170	-	170	100	170		
Interrupt sources	Internal External	166	170	166	170	166	170	166	170		
Timer/counter	External		16 32-bit timer: 4 ch x 2 units								
Time/counter						16 ch × 6 units					
Watchdog timer					2	ch					
Serial interface		UART (LIN compatible) × 6 ch CSI × 2 ch									
		CSI x 2 ch CSI (Wth FIFO) x 2 ch									
		I³C ×1 ch									
		CAN controller x 3 ch FlexRay controller x 2 ch x 1 unit*									
A/D converter		12 bits × 24 ch									
D/A converter		-									
DMA controller						8					
Ports	I/O				10	09					
	Input					-					
Debug control unit					Provided (RUI	N/break/trace)					
Other peripheral fur	nctions			POC, LVI, clock mor	nitor, comparator x 2, rando	m number generator, data	CRC, key return: 8 ch				
Operating frequenc	у					lock: 80 MHz (max.)					
					When using subo When using high-speed inte	clock: 32.768 kHz	_				
					When using low-speed inter						
Power supply voltage	ge				3.0 V t	o 5.5 V					
Package					144-pin HLQF	P (20 × 20 mm)					
Operating ambient	temperature					+110°C, -40°C to +125°C					
* DD70E4000440044											

μPD70F4003/4004/4005/4006 only

ASSP Lineup (Dashboard Control, Body Control) (5/10)

Generic Name V850E2/FK4 (Under development))				
Part No.		μPD70F3555	μPD70F4007	μPD70F3556	μPD70F4008	μPD70F3557	μPD70F4009	μPD70F3558	μPD70F4010	
CPU name		V850E2M								
CPU performance (D	hrystone)	162 MIPS (@ 80 MHz)								
Internal ROM		768 KB	(flash)	1 MB	(flash)	1.5 MB	(flash)	2 MB	(flash)	
Internal RAM		64	KB	80	KB	112	KB	14-	4 KB	
Data flash			32	KB			64	KB		
External bus	Bus type					-				
interface	Address bus Data bus					<u>- </u>				
	Chip select signal					<u>-</u>				
Memory controller	,					-				
Interrupt sources	Internal	181	185	181	185	181	185	181	185	
	External				1	7				
Timer/counter		32-bit timer: $4 \text{ ch} \times 2 \text{ units}$ 16-bit timer: $16 \text{ ch} \times 7 \text{ units}$								
Watchdog timer		2 ch								
Serial interface		UART (LIN compatible) x 8 ch								
A/D converter		12 bits × 24 ch × 1 unit, 12 bits × 16 ch × 1 unit								
D/A converter		-								
DMA controller		8								
Ports	I/O				1;	34				
	Input					-				
Debug control unit	A*					N/break/trace)				
Other peripheral fund				POC, LVI, clock mor		m number generator, data C	HC, key return: 8 ch			
Operating frequency		When using main clock: 80 MHz (max.) When using subclock: 32.768 kHz When using ligh-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz								
Power supply voltage		3.0 V to 5.5 V								
Package		176-pin HLQFP (24 × 24 mm)								
Operating ambient to	mperature				-40°C to +85°C, -40°C to	+110°C, -40°C to +125°C				

μPD70F4007/4008/4009/4010 only

Generic Name			V850E2/FL4 (Und	der development)							
Part No.		μPD70F3559	μPD70F4011	μPD70F3560	μPD70F4012						
CPU name			V850E2M								
CPU performance (I	Ohrystone)		162 MIPS	(@ 80 MHz)							
Internal ROM		1.5 MB	(flash)	2	MB (flash)						
Internal RAM		112	KB		144 KB						
Data flash			64	KB							
External bus	Bus type			_							
interface	Address bus			-							
	Data bus			-							
Memory controller	Chip select signal			-							
Interrupt sources	Internal	196	200	196	200						
interrupt sources	External			17							
Timer/counter 32-bit timer: 4 ch × 2 units 16-bit timer: 16 ch x 8 units											
Watchdog timer			2	ch							
Serial interface		$ \begin{tabular}{ll} UART (LIN compatible) \times 12 ch \\ $									
A/D converter		12 bits x 24 ch x 2 units									
D/A converter	-	-									
DMA controller		8									
Ports	I/O		1	64							
	Input			-							
Debug control unit		Provided (RUN/break/trace)									
Other peripheral fun	ictions		POC, LVI, clock monitor, comparator × 2, rando	m number generator, data CRC, key return: 8 ch							
Operating frequency		When using main clock: 80 MHz (max.) When using subclock: 32.768 kHz When using high-speed internal cililation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz									
Power supply voltage	je		3.0 V	o 5.5 V							
Package			208-pin QFP (28 × 28 mm),	256-pin PBGA (21 × 21 mm)							
Operating ambient t	emperature	-40°C to +85°C, -40°C to +110°C, -40°C to +125°C									

ASSP Lineup (Dashboard Control, Body Control) (6/10)

Generic Name		V850E2	/FE4-M (Under develo	opment)	V850E2	2/FF4-M (Under develo	ppment)		
Part No.		μPD70F3540	µPD70F3540 μPD70F3541 μPD70F3542 μPD70F3543 μPD70F3544						
CPU name			V850E2M		V850E2M				
CPU performance (E	Ohrystone)		205 MIPS (@ 80 MHz)			205 MIPS (@ 80 MHz)			
Internal ROM		256 KB (flash)	384 KB (flash)	512 KB (flash)	256 KB (flash)	384 KB (flash)	512 KB (flash)		
Internal RAM		32 KB	40 KB	48 KB	32 KB	40 KB	48 KB		
Data flash			32 KB			32 KB			
External bus	Bus type		-			-			
interface	Address bus		-			_			
	Data bus		-			-			
	Chip select signal		-			-			
Memory controller			-			-			
Interrupt sources	Internal		84			84			
	External		11		12				
Timer/counter			32-bit timer: 4 ch × 1 unit			32-bit timer: 4 ch × 1 unit			
			16-bit timer: 16 ch x 2 units		16-bit timer: 16 ch x 2 units				
Watchdog timer			2 ch		2 ch				
Serial interface			UART (LIN compatible) × 3 ch		UART (LIN compatible) × 3 ch				
			CSI x 2 ch I ² C x 1 ch		CSI × 2 ch I ² C × 1 ch				
			CAN controller × 1 ch		CAN controller × 1 ch				
A/D converter			12 bits × 12 ch		12 bits × 12 ch				
D/A converter			-		-				
DMA controller			8 ch		8 ch				
Ports	I/O		33		49				
	Input		-			_			
Debug control unit			Provided (RUN/break/trace)			Provided (RUN/break/trace)			
Other peripheral fun	ctions	POC, LVI, clock monitor, com	parator × 1, random number genera	tor, data CRC, key return: 8 ch	POC, LVI, clock monitor, comparator × 1, random number generator, data CRC, key return: 8 ch				
Operating frequency	/		When using main clock: 80 MHz (max			When using main clock: 80 MHz (max			
			ng high-speed internal oscillation clo		When using high-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz				
Power supply voltage	10	vvnen usin	g low-speed internal oscillation clos 3.0 V to 5.5 V	n. 240 N/12	when usir	3.0 V to 5.5 V	n. 240 NTZ		
Package Package	10		64-pin LQFP (10 × 10 mm)			80-pin LQFP (12 × 12 mm)			
				105.0					
Operating ambient t	emperature	−40°C t	to +85°C, -40°C to +110°C, -40°C to)+125°C	-40°C to +85°C, -40°C to +110°C, -40°C to +125°C				

		V			
Generic Name		V850E2/FK4-G (Under development)	V850E2/FL4-H (Under development)		
Part No.		μPD70F3592	μPD70F3564		
CPU name		V850E2M	V850E2M		
CPU performance (Dhrystone)		T.B.D.	324 MIPS (@ 160 MHz)		
Internal ROM		1 MB (flash)	2 MB (flash)		
Internal RAM		128 KB	144 KB		
Data flash		32 KB	64 KB		
External bus	Bus type	-	-		
interface	Address bus	-	-		
	Data bus	-	-		
	Chip select signal	-	-		
Memory controller		-	-		
Interrupt sources	Internal	T.B.D.	239		
	External	17	17		
Timer/counter		32-bit timer: 4 ch x 2 units	32-bit timer: 4 ch x 2 units		
		16-bit timer: 16 ch x 2 units	16-bit timer: 16 ch x 9 units		
Watchdog timer		2 ch	2 ch		
Serial interface		$\begin{array}{l} \text{UART (LIN compatible)} \times 5 \text{ ch} \\ \text{CSI} \times 2 \text{ ch} \\ \text{I}^2 \text{C} \times 1 \text{ ch} \\ \text{CAN controller} \times 6 \text{ ch} \\ \text{FlexRay controller} \times 2 \text{ ch} \times 1 \text{ unit} \end{array}$	UART (LIN compatible) \times 12 ch $CSI \times 3 ch$ $CSI (With FIFO) \times 3 ch$ $I^2C \times 1 ch$ $Ethernet controller \times 1 ch CAN controller \times 6 ch FlexRay controller \times 2 ch \times 1 unit$		
A/D converter		12 bits × 24 ch + 12 ch	12 bits × 24 ch × 2 units		
D/A converter		-	-		
DMA controller		8 ch	16 ch		
Ports	I/O	136	161		
	Input	-	-		
Debug control unit		Provided (RUN/break/trace)	Provided (RUN/break/trace)		
Other peripheral fun	ctions	POC, LVI, clock monitor, comparator × 2, random number generator, data CRC	POC, LVI, clock monitor, comparator x 2, random number generator, data CRC, key return: 8 ch		
Operating frequency		When using main clock: 80 MHz (max.) When using subclock: 32.768 kHz When using high-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz	When using main clock: 160 MHz (max.) When using subclock: 32.768 kHz When using high-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz		
Power supply voltag	e	3.0 V to 5.5 V	3.0 V to 5.5 V		
Package		176-pin HLQFP (24 × 24 mm)	208-pin QFP (28 × 28 mm), 256-pin BGA (21 × 21 mm)		
Operating ambient to	emperature	-40°C to +110°	-40°C to +85°C, -40°C to +110°C		

ASSP Lineup (Dashboard Control, Body Control) (7/10)

Generic Name		V850E	S/FE3	V850E	S/FF3		V850E	S/FG3	
Part No.		μPD70F3370A	μPD70F3371	μPD70F3372	μPD70F3373	μPD70F3374	μPD70F3375	μPD70F3376A	μPD70F3377A
CPU name		V85	i0ES	V85	0ES		V85	50ES	
CPU performance (I	PU performance (Dhrystone) 69 MIPS (@ 32 MHz) 69 MIPS (@ 32 MHz) 69 MIPS (@ 32 MHz)				98 MIPS (98 MIPS (@ 48 MHz)			
Internal ROM		128 KB (flash)	256 KB (flash)	128 KB (flash)	256 KB (flash)	128 KB (flash)	256 KB (flash)	384 KB (flash)	512 KB (flash)
Internal RAM		8 KB	16 KB 8 KB 16 KB 8 KB 16 KB 24 KB				32 KB		
EEPROM emulation		32	KB	32	KB		32	KB	
External bus	Bus type		-	-	-			_	
interface	Address bus			-	-			_	
	Data bus		-	-	-				
	Chip select signal		-	-	-			-	
Memory controller		40.5	- NA 40	40 ()	- NIMB	005	NIMB	-	NIMB
Interrupt sources	Internal	`	ng one NMI) ing one NMI)	48 (includin 9 (9)* (includi	,	60 (includir 12 (12)* (includir	·		ng one NMI) ding one NMI)
Timer/counter	External	1,7,1	,	.,,	,	12 (12) (INClu			ung one Nivii)
Time/counter	ner/counter 16-bit timer/event counter (TAB) x 1 ch 16-bit timer/event counter (TAB) x 1 ch 16-bit timer/event counter (TAB) x 1 ch 16-bit timer/event counter (TAA) x 5 ch 16-bit timer/event counter (TAA) x 5 ch 16-bit timer/event counter (TAB) x 1 ch 16-bit interval timer (TMM) x 1 ch 16-bit interval timer (TMM) x 1 ch 16-bit interval timer (TMM) x 1 ch				unter (TAA) × 5 ch				
Watchdog timer		1	ch	1 (ch	1 ch			
Serial interface		$CSI \times 2$ ch UART (LIN compatible) $\times 2$ ch $I^2C \times 1$ ch		$CSI \times 2$ ch UART (LIN compatible) \times 2 ch $I^2C \times 1$ ch		$CSI \times 2$ ch UART (LIN compatible) \times 3 ch $I^2C \times 1$ ch		$CSI \times 2$ ch UART (LIN compatible) \times 5 ch $I^2C \times 1$ ch	
A/D converter		10 bits	× 10 ch	10 bits	× 12 ch	10 bits x 16 ch			
D/A converter		-		-		-			
DMA controller		4 ch		4 ch		4 ch			
Ports	I/O	5	51	6	7		8	34	
	Input			-					
Debug control unit		Provided (I	RUN/break)	Provided (F	RUN/break)		Provided (I	RUN/break)	
Other peripheral fur	actions	CAN cont Key input in	mer: 1 ch roller: 1 ch terrupt: 8 ch VI/PCL output, SSCG	Watch tir CAN contr Key input inl Clock monitor/POC/L	roller: 1 ch terrupt: 8 ch		CAN cont Key input in	mer: 1 ch rroller: 2 ch sterrupt: 8 ch VI/PCL output, SSCG	
		When using subo When using high-speed into	clock: 4 to 32 MHz clock: 32.768 kHz ernal oscillation clock: 8 MHz nal oscillation clock: 240 kHz	When using main clock: 4 to 32 MHz When using subclock: 32.768 kHz When using high-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz					
Power supply voltage	je	3.3 V to 5.5 V (A/D co	nverter: 4.0 V to 5.5 V)	3.3 V to 5.5 V (A/D converter: 4.0 V to 5.5 V)		3.3 V to 5.5 V (A/D converter: 4.0 V to 5.5 V)			
Package		64-pin LQFP	(10 × 10 mm)	80-pin LQFP	(12 × 12 mm)	100-pin LQFP (14 × 14 mm)			
Operating ambient t	emperature	-40°C to +85°C, -40°C to	+110°C40°C to +125°C	-40°C to +85°C, -40°C to +110°C, -40°C to +125°C -40°C to +85°C, -40°C to +110°C, -40°C to +125°C					

Generic Name				V850ES/FJ3				V850ES/FK3		
Part No.		μPD70F3378	μPD70F3379	μPD70F3380	μPD70F3381	μPD70F3382	μPD70F3383	μPD70F3384	μPD70F3385	
CPU name		V850ES						V850ES	-	
CPU performance (E	Ohrystone)	69 MIPS (@ 32 MHz)		98 MIPS (@ 48 MHz)			98 MIPS (@ 48 MHz)		
Internal ROM		256 KB (flash)	384 KB (flash)	512 KB (flash)	768 KB (flash)	1024 KB (flash)	512 KB (flash)	512 KB (flash) 768 KB (flash) 1024 KB (fl		
Internal RAM		16 KB	24 KB	32 KB	40 KB	48 KB	32 KB	32 KB 48 KB 60 KB		
EEPROM emulation				32 KB			32 KB			
External bus	Bus type			Multiplexed				Multiplexed		
nterface	Address bus			16 bits				16 bits		
	Data bus				8/16 bits					
	Chip select signal			4				4		
Memory controller				SRAM, etc.				SRAM, etc.		
Interrupt sources	Internal	71 (including one NMI)	81 (includin	,	83 (includin	g one NMI)		101 (including one NMI)		
	External			16 (16)*1 (including one NMI)				17 (17)*1 (including one NMI		
Timer/counter		16-bit timer/event counter (TAB) \times 3 ch 16-bit timer/event counter (TAA) \times 5 ch 16-bit interval timer (TMM) \times 1 ch					16-bit timer/event counter (TAB) × 3 ch 16-bit timer/event counter (TAA) × 8 ch 16-bit interval timer (TMM) × 1 ch			
Watchdog timer		1 ch					1 ch			
Serial interface		CSI x 3 ch	CSI>		CSI x 4 ch					
		UART (LIN compatible) x 3 ch	UART (LIN con		UART (LIN con	. ,	UART (LIN compatible) × 8 ch 1 ² C × 1 ch			
A/D converter			10 bits x 24 ch				1	0 bits × 24 ch, 10 bits × 16 c	:h	
D/A converter				-			-			
DMA controller				4 ch				4 ch		
Ports	I/O			128				152		
	Input			-				_		
Debug control unit				Provided (RUN/break)				Provided (RUN/break)		
Other peripheral fun	ctions		Key input interrupt: 8	Watch timer: 1 ch CAN controller: 3 ch*2 CAN controller: 4 ch*3 3 ch, clock monitor/POC/LV	I/PCL output, SSCG		Watch timer: 1 ch CAN controller: 5 ch Key input interrupt: 8 ch Clock monitor/POC/LVI/PCL output, SSCG			
Operating frequency		When using main clock: 4 to 32 MHz When using subclock: 32.768 kHz When using high-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz	\ V	When using hi	en using main clock: 4 to 48 nen using subclock: 32.768 gh-speed internal oscillation w-speed internal oscillation	kHz n clock: 8 MHz				
Power supply voltag	е		3.3 V to	5.5 V (A/D converter: 4.0 V	to 5.5 V)		3.3 V to	5.5 V (A/D converter: 4.0 V	to 5.5 V)	
Package				144-pin LQFP (20 × 20 mm)			176-pin LQFP (24 × 24 mm)			
Operating ambient t	emperature		-40°C to +8	5°C, -40°C to +110°C, -40°	C to +125°C		-40°C to +8	35°C, -40°C to +110°C, -40°	°C to +125°C	

^{*1.} The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.
*2. µPD70F3378 of 18.380/F3381/F3382 only

ASSP Lineup (Dashboard Control, Body Control) (8/10)

Generic Name		V850ES/FE3-L										
Part No.		μPD70F3610	μPD70F3611	μPD70F3612	μPD70F3613	μPD70F3614						
CPU name				V850ES								
CPU performance (D	hrystone)			43 MIPS (@ 20 MHz)								
Internal ROM		64 KB (flash) 96 KB (flash) 128 KB (flash) 192 KB (flash) 256 KB (flash)										
Internal RAM		6 KB	6 KB	8 KB	12 KB	16 KB						
External bus	Bus type			-								
interface	Address bus	-										
	Data bus			_								
	Chip select signal		-									
Memory controller				<u>-</u>								
Interrupt sources	Internal			39 (including one NMI)								
	External			9 (9)*1 (including one NMI)								
Timer/counter		16-bit timer/event counter (TAA) \times 5 ch										
		16-bit interval timer (TMM) × 1 ch										
Watchdog timer			1 ch									
Serial interface			CSI x 2 ch UART (LIN compatible) x 2 ch									
		fox t ch										
A/D converter			10 bits x 10 ch									
D/A converter		-										
DMA controller			-									
Ports	I/O	51										
	Input	-										
Debug control unit				Provided (RUN/break)								
Other peripheral fund	ctions			Watch timer: 1 ch								
			CAN controller: 1 ch									
				Key input interrupt: 8 ch Clock monitor/POC/LVI/PCL output								
Operating frequency	,			When using main clock: 4 to 20 MHz								
			When using subclock: 32.768 kHz When using valuelock: 32.768 kHz									
				using high-speed internal oscillation clock:								
				using low-speed internal oscillation clock: 2								
Power supply voltage	е			3.3 V to 5.5 V (A/D converter: 4.0 V to 5.5 V)								
Package			64-pin LQFP (10 × 10 mm)			2 (10 × 10 mm)						
			64-pin LQFP (7 × 7 mm)		64-pin LQFI	P (7 × 7 mm)*2						
Operating ambient to	emperature		-40	°C to +85°C, -40°C to +110°C, -40°C to +12	5°C							

^{*1.} The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode
*2 uPD70F3614 only

Generic Name				V850ES/FF3-L				V850ES/FG3-L		
Part No.		μPD70F3615	μPD70F3616	μPD70F3617	μPD70F3618	μPD70F3619	μPD70F3620			
CPU name				V850ES				V850ES		
CPU performance (Dhrystone)				43 MIPS (@ 20 MHz)				43 MIPS (@ 20 MHz)		
Internal ROM		64 KB (flash)	96 KB (flash)	128 KB (flash)	192 KB (flash)	256 KB (flash)	128 KB (flash)	192 KB (flash)	256 KB (flash)	
Internal RAM		6 KB	6 KB	8 KB	12 KB	16 KB	8 KB	12 KB	16 KB	
External bus	Bus type		-					-		
interface	Address bus			-				-		
	Data bus			_				-		
Chip select signa				-				-		
Memory controller				-		-				
Interrupt sources	Internal			39 (including one NMI)				42 (including one NMI)		
			12 (12)* (including one NMI))						
Timer/counter				t timer/event counter (TAA) -bit interval timer (TMM) × 1	16-bit timer/event counter (TAA) × 5 ch 16-bit interval timer (TMM) × 1 ch					
Watchdog timer				1 ch	1 ch					
Serial interface				CSI x 2 ch	CSI × 2 ch					
				JART (LIN compatible) x 2 c	UART (LIN compatible) × 3 ch					
				I ² C × 1 ch	1211121					
A/D converter				10 bits × 12 ch	10 bits × 16 ch					
D/A converter				_	-					
DMA controller				_	-					
Ports	I/O			67				84		
Dalama a santas la sala	Input									
Debug control unit				Provided (RUN/break)				Provided (RUN/break)		
Other peripheral fur	nctions			Watch timer: 1 ch			Watch timer: 1 ch			
				CAN controller: 1 ch Key input interrupt: 8 ch				CAN controller: 1 ch Key input interrupt: 8 ch		
			Clo	ck monitor/POC/LVI/PCL ou	ıtput		Clo	ck monitor/POC/LVI/PCL ou	utput	
Operating frequency			Whe	en using main clock: 4 to 20	Whe	en using main clock: 4 to 20	MHz			
				nen using subclock: 32.768	When using subclock: 32.768 kHz					
				igh-speed internal oscillatio w-speed internal oscillation		igh-speed internal oscillatio				
Power supply voltage	ne			5.5 V (A/D converter: 4.0 V			_	w-speed internal oscillation 5.5 V (A/D converter: 4.0 V		
Package Package	90		3.5 V tc	80-pin LQFP (12 × 12 mm)			3.3 V to	100-pin LQFP (14 × 14 mm)		
Operating ambient	tomporatura		40°C to .1	85°C. –40°C to +110°C. –40°	°C to :125°C		40°C to .1	35°C. –40°C to +110°C. –40°		
Operating ambient	temperature		-40°C to +	35-0, -40-0 to +110-0, -40	U 10 +125°U		-40°C to +8	35-0, -40-0 10 +110-0, -40	U 10 +125°U	

^{*} The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.

ASSP Lineup (Dashboard Control, Body Control) (9/10)

Generic Name			V850ES/FE2		V850ES/FF2					
Part No.		μPD703230B	μPD703231B	μPD70F3231B	μPD703232B	μPD70F3232B	μPD703233B	μPD70F3233B		
CPU name			V850ES			V850	DES			
CPU performance (D	Ohrystone)		43 MIPS (@ 20 MHz)			43 MIPS (@	20 MHz)			
Internal ROM		64 KB (mask)	128 KB (mask)	128 KB (flash)	128 KB (mask)	128 KB (flash)	256 KB (mask)	256 KB (flash)		
Internal RAM		4 KB 6 KB			6 KB		12 KB			
External bus	Bus type		-			-				
interface	Address bus		-			-				
	Data bus		-			-				
	Chip select signal		-			-				
Memory controller			-			-				
Interrupt sources	Internal		36 (including one NMI)		36 (including one NMI)					
	External 9 (9)* (including one NMI)				9 (9)* (including one NMI)					
Timer/counter		16-bit timer/event counter (TMP) × 4 ch			16-bit timer/event counter (TMP) × 4 ch					
			bit timer/event counter (TMQ) \times 6-bit interval timer (TMM) \times 1 of		16-bit timer/event counter (TMQ) x 1 ch 16-bit interval timer (TMM) x 1 ch					
Watchdog timer		'	1 ch	11	1 ch					
-										
Serial interface			CSI x 2 ch UART (LIN compatible) x 2 ch		CSI x 2 ch UART (LIN compatible) x 2 ch					
A/D converter			10 bits x 10 ch		10 bits x 12 ch					
D/A converter			-		-					
DMA controller			-		-					
Ports	I/O		51		67					
	Input		-			_				
Debug control unit		-	-	Provided (RUN/break)	-	Provided (RUN/break)	-	Provided (RUN/break)		
Other peripheral fund	ctions	Watch timer: 1 ch,	POC/LVI, RAM retention flag, C	CAN controller: 1 ch	Wa	tch timer: 1 ch, POC/LVI, RAM r	etention flag, CAN controller: 1	1 ch		
Operating frequency	,	Wi	nen using main clock: 4 to 20 N	lHz		When using main c	lock: 4 to 20 MHz			
Power supply voltage	e		3.5 V to 5.5 V			3.5 V to	5.5 V			
Package			64-pin LQFP (10 × 10 mm)		80-pin TQFP (12 × 12 mm)					
Operating ambient to	emperature	-40°C to +	+85°C, -40°C to +110°C, -40°C	to +125°C		-40°C to +85°C, −40°C to	+110°C, -40°C to +125°C			

^{*} The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.

Generic Name					V850ES/FJ2					
Part No.		μPD703234B	μPD70F3234B	μPD703235B	μPD70F3235B	μPD70F3236B	μPD70F3237B	μPD70F3238B	μPD70F3239B	
CPU name V850ES							V850ES			
CPU performance (D	Ohrystone)			43 MIPS (@ 20 MHz)				43 MIPS (@ 20 MHz)		
Internal ROM		128 KB (mask)	128 KB (flash)	256 KB (mask)	256 KB (flash)	384 KB (flash)	256 KB (flash)	376 KB (flash)	512 KB (flash)	
Internal RAM		61	KB	12	KB	16 KB	12 KB	20	KB	
External bus	Bus type			-				Multiplexed		
interface	Address bus			-				16 bits		
	Data bus			-				8/16 bits		
	Chip select signal			-				4		
Memory controller					SRAM, etc.					
Interrupt sources	Internal			51 (including one NMI)			58 (including one NMI) 68 (including one NMI)			
	External			12 (12)* (including one NMI)				16 (16)* (including one NMI		
Timer/counter				timer/event counter (TMP)		timer/event counter (TMP)				
				t timer/event counter (TMQ) x 2 ch i-bit interval timer (TMM) x 1 ch			16-bit timer/event counter (TMQ) × 3 ch 16-bit interval timer (TMM) × 1 ch			
Watchdog timer				1 ch			1 ch			
Serial interface				CSI × 2 ch	CSI × 3 ch CSI × 3 ch					
			ι	JART (LIN compatible) × 3 c	UART (LIN compatible) x 3 ch UART (LIN compatible) x 4 ch					
A/D converter				10 bits × 16 ch			10 bits × 24 ch			
D/A converter				-	-					
DMA controller				4 ch				4 ch		
Ports	I/O			84				128		
	Input			-				_		
Debug control unit		-	Provided (RUN/break)	-	Provided (I	RUN/break)		Provided (RUN/break)		
Other peripheral fund	ctions		Watch timer: 1 ch, P	OC/LVI, RAM retention flag	CAN controller: 2 ch		Watch tim	er: 1 ch, POC/LVI, RAM ret	tention flag	
					CAN controller: 2 ch	CAN conf	troller: 4 ch			
Operating frequency	1		Whe	n using main clock: 4 to 20	When using main clock: 4 to 20 MHz					
Power supply voltage	е			3.5 V to 5.5 V			3.5 V to 5.5 V			
Package				100-pin LQFP (14 × 14 mm)				144-pin LQFP (20 × 20 mm)	
Operating ambient to	emperature		-40°C to +8	5°C, -40°C to +110°C, -40°	°C to +125°C		-40°C to +8	5°C, -40°C to +110°C, -40	°C to +125°C	

The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode

ASSP Lineup (Dashboard Control, Body Control) (10/10)

Generic Name		V850	E/IA1		
Part No.		μPD703116	μPD70F3116		
CPU name		V85	0E1		
CPU performance (D	Ohrystone)	103 MIPS (@ 50 MHz)		
Internal ROM		256 KB (mask)	256 KB (flash)		
Internal RAM		10	кв		
External bus	Bus type	Multip	olexed		
interface	Address bus	241			
	Data bus	8/16			
	Chip select signal		8		
Memory controller		SRAN			
Interrupt sources	Internal	4			
	External	20 (14)* (including one NMI)			
Timer/counter		16-bit 3-phase inverter control PWM timer x 2 ch 16-bit encoder counter/timer x 2 ch			
		16-bit timer/counter x 2 ch			
		16-bit timer/event counter × 1 ch			
		16-bit interval timer x 1 ch			
Watchdog timer		<u>-</u>			
Serial interface		CSI×2 ch			
		UART × 3 ch			
A/D converter		10 bits \times 8 ch, 2 units			
D/A converter		-			
DMA controller		40	ch		
Ports	1/0	7.	5		
Input		8	3		
Debug control unit		-	-		
Other peripheral functions		CAN contro	oller x 1 ch		
Operating frequency		4 to 50	0 MHz		
Power supply voltage	е	3.0 V to 3.6			
		4.5 V to 5.5	V (external)		
Package		144-pin LQFP	' (20 × 20 mm)		
Operating ambient to	emperature	-40°C to +85°C (110°C	version also available)		

^{*} The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.

ASSP Lineup (CAN) (1/7)

Generic Name			V850E2/MN4 (Under development)			
Part No.		μPD70F3512	μPD70F3514	μPD70F3515		
CPU name		V850E2M	V850E2M×2			
CPU performance (Dhrystone)		512 MIPS (@ 200 MHz)			
Internal ROM		1 MB	(flash)	2 MB (flash)		
Internal RAM		64 KB	64 K	3×2		
External bus	Bus type		Separate (2 channels)			
interface	Address bus		26 bits, 26 bits			
	Data bus		8/16/32 bits, 16/32 bits			
	Chip select signal		4, 5			
Memory controller			SDRAM, SRAM, etc.			
Interrupt sources	Internal	190	19	96		
	External		29 (including one NMI)			
Timer/counter		32-bit timer: 4 ch $ imes$ 1 unit				
		16-bit timer: 16 ch x 4 units 16-bit encoder timer: 2 ch				
Watchdog timer		1.46	1 ch 2 ch			
Serial interface		UART/CSI × 4 ch UART/CSI/°C × 4 ch*¹				
		UART/CSIA*/C/CAN × 2 ch*²				
A/D converter		12 bits x 12 ch (5 V analog), 10 bits x 12 ch (3.3 V analog)				
D/A converter		-				
DMA controller		16 ch				
Ports	I/O	161				
	Input		7			
Debug control unit		Provided (RUN/break)				
USB controller			USB 2.0 function (full-speed) × 1 ch			
		USB 2.0 host (full-speed) x 1 ch				
Ethernet controller			1 ch			
Other peripheral functions		Hardware bus common memory: 64 KB, hardware bus side cache: 16 KB, dedicated DMA for secondary memory controller, inverter timer support, boundary scan				
Operating frequenc	у		144 to 200 MHz			
Power supply voltage	ge	1.1 V to 1.3 V (internal)/3.0 V to 3.6 V (external)/analog: 3.0 V to 3.6 V or 4.5 V to 5.5 V ⁻³				
Package			304-pin FBGA (19 × 19 mm)			
Operating ambient	temperature		-40°C to +100°C⁴			

- *1. Of which, 3 UART/SCII channels have FIFO function.
 *2. Of which, 1 UART/SCII channel have FIFO function.
 *3. 10-bit precision when using 3.3 V analog power supply, 12-bit precision when using 5 V analog power supply
 *4. Package surface temperature

Generic Name		V850E2/ML4 (Under	r development)		
Part No.		μPD70F3510	μPD70F3514		
CPU name		V850E2N	·		
CPU performance (D	hrystone)	512 MIPS (@ 20	00 MHz)		
Internal ROM		768 KB (flash)	1 MB (flash)		
Internal RAM		64 KB + expanded F			
External bus	Bus type	Separate	e		
interface	Address bus	26 bits			
	Data bus	8/16/32 bi	its		
	Chip select signal	4			
Memory controller		SDRAM, SRAI	M, etc.		
Interrupt sources	Internal	150			
	External	29 (including or	ne NMI)		
Timer/counter		16-bit timer array: 16 ch x 2 unit			
		32-bit timer array: 4 ch × 1 units 16-bit encoder timer: 2 ch			
Watchdog timer		1ch			
Serial interface		UART × 4 ch (of which, 2 h	neve FIFO (median)		
Serial litteriace		CSI × 4 ch (of which, 2 have FIFO function)			
		l³C×2 ch			
A/D converter		10 bits or 12 bits x 12 ch (5 V input for 12-bit)			
D/A converter		-			
DMA controller		8 ch (4 ch for internal transfers only)			
Ports	I/O	119			
	Input	1			
Debug control unit		Provided (RUN/br	reak/trace)		
USB controller		USB 2.0 function (full-	-speed) x 1 ch		
		USB 2.0 host (full-sp	peed) x1 ch		
Ethernet controller		1 ch			
Other peripheral fund	ctions	CAN, FPI	U		
Operating frequency		200 MHz	z		
Power supply voltage	е	1.2 V and 3.3 V (+5 V	(12-bits A/D)		
Package		216-pin QFP (24)	x 24 mm)		
Operating ambient to	emperature	-40°C to +10	00°C*		
* Package surface tem	perature				

75

ASSP Lineup (CAN) (2/7)

Generic Name		V850E2/SG4-H (Under planning)	V850E2/SJ4-H (Under planning)	V850E2/SK4-H (U	nder development)	
Part No.		μPD70F4013	μPD70F4014	μPD70F4015	μPD70F4016	μPD70F4017	μPD70F4018	
CPU name		V850E2M		V850	E2M	V850E2M		
CPU performance (DI	hrystone)	400 MIPS (6	2 160 MHz)	400 MIPS (@ 160 MHz)	400 MIPS (@ 160 MHz)	
Internal ROM		1 MB (flash)	1.5 MB (flash)	1 MB (flash)	1.5 MB (flash)	1.5 MB (flash)	2 MB (flash)	
Internal RAM		96 KB	128 KB	96 KB	128 KB	128 KB	192 KB	
Data flash		32	KB	32	KB	32	KB	
External bus	Bus type	Multiplexed	SRAM I/F	SDRAM I/F, multiplexe	ed/separate SRAM I/F	SDRAM I/F, multiplex	ed/separate SRAM I/F	
interface	Address bus	20 1	pits	24 I	bits	24	bits	
ļ	Data bus	8/16	bits	8/16			32 bits	
	Chip select signal	-	-	3			4	
Memory controller		SRAN	<u> </u>	SDRAM, S		SDRAM, S		
Interrupt sources	Internal	11		1			6	
	External	14	14	16	31	2	08	
Timer/counter		32-bit timer: 4 ch × 1 unit 16-bit timer: 16 ch × 1 unit		32-bit timer: 4 ch \times 1 unit 16-bit timer: 16 ch \times 1 unit		32-bit timer: $4 \text{ ch} \times 1$ unit 16-bit timer: $16 \text{ ch} \times 2$ units		
Watchdog timer		2 ch		2 ch		2 ch		
Serial interface		UART/CSI x 4 ch CSI x 2 ch CSI (With FIFO) x 2 ch I*C x 4 ch CAN controller x 1 ch IEBus x 1 ch Medial B x 1 ch		UART/CSI x 5 ch CSI x 2 ch CSI (With FIFO) x 3 ch I ² C x 4 ch CAN controller x 2 ch IEBus x 1 ch MediaLB x 1 ch		UART/CSI x, 5 ch CSI x 2 ch CSI (With FIFO) x 3 ch i°C x 4 ch CAN controller x 2 ch IEBus x 1 ch MediaLB x 1 ch		
A/D converter		10 bits x 8 ch x 1 unit		10 bits x 16	i ch x 1 unit	10 bits x 16	6 ch x 1 unit	
D/A converter		-		-	-		-	
DMA controller		16 ch		16 ch		16 ch		
Ports	I/O	5	8	100		127		
	Input	-	-	-		-		
Debug control unit		Provided (F	RUN/break)	Provided (F	Provided (RUN/break)		Provided (RUN/break)	
Ethernet controller		-	-	-	-	1	ch	
Other peripheral func	ctions	Power-on clear (option), LV Hardware bus common		Power-on clear (option), LV Hardware bus common			I, clock monitor, data CRC, memory: 32 KB, SSCG	
Operating frequency		When using main clock: 160 MHz (max.) When using subclock: 32,768 kHz When using high-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz		When using main clock: 160 MHz (max.) When using subclock: 32,768 kHz When using high-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz		When using sub When using high-speed inte	ock: 160 MHz (max.) clock: 32.768 kHz rrnal oscillation clock: 8 MHz nal oscillation clock: 240 kHz	
Power supply voltage	Э	1.1 V to 1.3 V (internal)/	3.0 V to 3.6 V (external)	1.1 V to 1.3 V (internal)/	3.0 V to 3.6 V (external)	1.1 V to 1.3 V (internal)	3.0 V to 3.6 V (external)	
Package		100-pin LQFP	(14 × 14 mm)	144-pin LQFP	(20 × 20 mm)	176-pin LQFP (24 × 24 mm)		
Operating ambient te	emperature	-40°C to +85°C,	-40°C to +105°C	-40°C to +85°C, -40°C to +105°C		-40°C to +85°C, -40°C to +105°C		

Numbers of channels indicate the total number implemented on the product. The actual number of usable channels differs depending on multi-use pin settings.

Part No.	Generic Name		V850ES/JE3-E (Under development)	V850ES/JF3-E (Under development)	V850ES/JG3-E (Under development)
CPU performance (Divisional)	Part No.		` ' '	` '	` '
Pop performance (Dhystone) 103 MPS (8 20 MHz)	CPU name		•	·	•
Internal ROM			103 MIPS (@ 50 MHz)	103 MIPS (@ 50 MHz)	103 MIPS (@ 50 MHz)
External Data Bus Sp	CPU performance (Dhrystone) Internal ROM		256 KB (flash)	256 KB (flash)	256 KB (flash)
Interface Address bus -	Internal RAM		64 KB (Including 16 KB of data-only RAM)	64 KB (Including 16 KB of data-only RAM)	64 KB (Including 16 KB of data-only RAM)
Data bus	External bus	Bus type	-	-	-
Crip select signal -	interface	Address bus	-	-	-
Interrupt Fundament Fun		Data bus	-	-	-
Internal 1		Chip select signal	-	-	-
External	Memory controller		-	-	-
Timer/counter 16-bit timer/event counter (TAA) × 4 ch 16-bit timer/event counter (TAB) × 1 ch	Interrupt sources	Internal	66 (Including one NMI)	67 (Including one NMI)	70 (Including one NMI)
16-bit timer/event counter (TAB) × 1 ch 16-bit timer/event counter (TAB) × 1 ch 16-bit timer/event counter (TAB) × 1 ch 16-bit timer/event counter (TMT) × 1 ch 10-bit		External	11 (11)* (Including one NMI)	20 (20)* (Including one NMI)	22 (22)* (Including one NMI)
16-bit timer/event counter (TMT) × 1 ch 10-bit	Timer/counter		` '	` '	, ,
Matchdog timer			` '	` '	, ,
Serial interface			` ′	` '	` ,
Serial interface UART (LIN compatible)/CSI × 1 ch			, ,	\$ 7	` '
UART (LIN compatible)/CSUP ² C × 2 ch	Watchdog timer		1 ch	1 ch	1 ch
CSI × 1 ch CSI × 2 ch UART (LIN compatible)\(^{1}\)C/CAN × 1 ch Uart (LIN compatible)\(^{1}\)C/CAN ×	Serial interface		` ' '	, , ,	
UART (LIN compatible)/PC/CAN x 1 ch			, , , ,	` ' '	, , , ,
A/D converter					
D/A converter			` ' '	, , ,	· , ,
DMA controller	A/D converter		10 bits × 8 ch	10 bits × 8 ch	10 bits x 10 ch
Ports VO 29	D/A converter		-	-	-
Input Provided (RUN/break) Provided (RUN/break) Provided (RUN/break) Provided (RUN/break) Provided (RUN/break) Provided (RUN/break)	DMA controller		-	-	-
Debug control unit Provided (RUN/break) Provided (R	Ports	1/0	29	41	64
USB 2.0 function (full-speed) × 1 ch USB 2.0 function (full-speed) ×		Input	-	-	-
Ethernet controller 1 ch 1 c	Debug control unit		Provided (RUN/break)	Provided (RUN/break)	Provided (RUN/break)
Other peripheral functions Real-time counter (RTC), LVI/clock monitor, CRC, RAM retention flag Motor control, real-time counter (RTC), LVI/clock monitor, CRC, RAM retention flag Operating frequency When using main clock: 24 to 50 MHz When using subclock: 32.768 kHz When using subclock: 32.768 kHz When using internal oscillation clock: 220 kHz When using internal oscillation clock: 220 kHz Power supply voltage 2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V) 2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V) 80-pin LQFP (12 × 12 mm) Motor control, real-time counter (RTC), LVI/clock monitor, LVI/clock monitor, LVI/clock monitor, LVI/clock monitor, LVI/clock monitor, Motor control, real-time counter (RTC), real-time output, LVI/clock monitor, CRC, RAM retention flag When using main clock: 24 to 50 MHz When using main clock: 24 to 50 MHz When using subclock: 32.768 kHz When using subclock: 32.768 kHz When using internal oscillation clock: 220 kHz Vhen using internal oscillation clock: 220 kHz Nhen using internal oscillation clock: 220 kHz When using internal oscillation clock: 220 kHz Nhen using internal oscillation clock: 220 kHz	USB controller		USB 2.0 function (full-speed) x 1 ch	USB 2.0 function (full-speed) × 1 ch	USB 2.0 function (full-speed) × 1 ch
CRC, RAM retention flag CPC, RAM retention fl	Ethernet controller		1 ch	1 ch	1 ch
When using subclock: 32.768 kHz When using subclock: 32.768 kHz When using subclock: 32.768 kHz When using internal oscillation clock: 220 kHz When using subclock: 32.768 kHz	Other peripheral functions		Real-time counter (RTC), LVI/clock monitor, CRC, RAM retention flag		
When using internal oscillation clock: 220 kHz Power supply voltage 2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V) 2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V) 2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V) Package 64-pin LQFP (10 x 10 mm), 64-pin WQFN (9 x 9 mm) 80-pin LQFP (12 x 12 mm) 100-pin LQFP (14 x 14 mm), 121-pin FBGA (8 x 8 mm)	Operating frequency		When using main clock: 24 to 50 MHz	When using main clock: 24 to 50 MHz	When using main clock: 24 to 50 MHz
Power supply voltage 2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V) 2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V) 2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V) Package 64-pin LQFP (10 x 10 mm), 64-pin WQFN (9 x 9 mm) 80-pin LQFP (12 x 12 mm) 100-pin LQFP (14 x 14 mm), 121-pin FBGA (8 x 8 mm)			When using subclock: 32.768 kHz	When using subclock: 32.768 kHz	When using subclock: 32.768 kHz
Package 64-pin LQFP (10 x 10 mm), 64-pin WQFN (9 x 9 mm) 80-pin LQFP (12 x 12 mm) 100-pin LQFP (14 x 14 mm), 121-pin FBGA (8 x 8 mm)			When using internal oscillation clock: 220 kHz	When using internal oscillation clock: 220 kHz	When using internal oscillation clock: 220 kHz
	Power supply voltag	e	2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V)	2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V)	2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V)
Operating ambient temperature -40°C to +85°C -40°C to +85°C -40°C to +85°C	Package		64-pin LQFP (10 × 10 mm), 64-pin WQFN (9 × 9 mm)	80-pin LQFP (12 x 12 mm)	100-pin LQFP (14 x 14 mm), 121-pin FBGA (8 x 8 mm)
	Operating ambient t	emperature	-40°C to +85°C	-40°C to +85°C	−40°C to +85°C

^{*} The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.

ASSP Lineup (CAN) (3/7)

Generic Name		V850ES/JH3-E	V850ES/JJ3-E	
Part No.		μPD70F3783	μPD70F3786	
CPU name		V850ES	V850ES	
CPU performance (D	hrystone)	103 MIPS (@ 50 MHz)	103 MIPS (@ 50 MHz)	
Internal ROM		512 KB (flash)	512 KB (flash)	
Internal RAM		124 KB (including 64 KB of data-only RAM)	124 KB (including 64 KB of data-only RAM)	
External bus Bus type		Multiplexed/separate	Multiplexed/separate	
interface	Address bus	22 bits	24 bits	
	Data bus	8/16 bits	8/16 bits	
	Chip select signal	3	2	
Memory controller		SRAM, etc.	SRAM, etc.	
Interrupt sources	Internal	82 (Including one NMI)	88 (Including one NMI)	
	External	22 (22)*1 (Including one NMI)	27 (27)*1 (Including one NMI)	
Timer/counter		16-bit timer/event counter (TAA) × 6 ch 16-bit timer/event counter (TAB) × 2 ch 16-bit timer/event counter (TMT) × 1 ch 16-bit interval timer (TMM) × 4 ch	16-bit timer/event counter (TAA) × 6 ch 16-bit timer/event counter (TAB) × 2 ch 16-bit timer/event counter (TMT) × 1 ch 16-bit interval timer (TMM) × 4 ch	
Watchdog timer		1 ch	1 ch	
Serial interface		UART (LIN compatible)/CSI × 1 ch UART (LIN compatible)/CSI (with FIFO) × 1 ch UART (with FIFO)/CSI × 2 ch² UART (LIN compatible)/CSI/I²C × 2 ch UART (LIN compatible)/CSI (with FIFO)*³/I²C × 1 ch CSI (with FIFO)*³ × 1 ch UART (LIN compatible)/I²C/CAN × 1 ch	UART (LIN compatible)/CSI \times 3 ch UART (LIN compatible)/CSI (with FIFO) \times 1 ch UART (with FIFO)/CSI \times 2 ch \times UART (LIN compatible)/CSI/ 12 C \times 2 ch UART (LIN compatible)/CSI (with FIFO) \times 1 ch CSI (with FIFO) \times 1 ch 1^{12} C \times 1 ch UART (LIN compatible)/ $(^{12}$ C \times 1 ch UART (LIN compatible)/ $(^{12}$ C \times 1 ch	
A/D converter		10 bits × 10 ch	10 bits x 12 ch	
D/A converter		-	-	
DMA controller		4 ch	4 ch	
Ports	I/O	84	100	
	Input	-	-	
Debug control unit		Provided (RUN/break)	Provided (RUN/break)	
USB controller		USB 2.0 function (full-speed) x 1 ch	USB 2.0 function (full-speed) x 1 ch	
Ethernet controller		1 ch	1 ch	
Other peripheral functions		Motor control, real-time counter (RTC), real-time output, LVI/clock monitor, CRC, RAM retention flag	Motor control, real-time counter (RTC), real-time output, LVI/clock monitor, CRC, RAM retention	
Operating frequency		When using main clock: 24 to 50 MHz When using subclock: 32.768 kHz When using internal oscillation clock: 220 kHz	When using main clock: 24 to 50 MHz When using subclock: 32.768 kHz When using internal oscillation clock: 220 kHz	
Power supply voltage	e	2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V)	2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V)	
Package		128-pin LQFP (14 × 20 mm)	144-pin LQFP (20 × 20 mm)	
	emperature	-40°C to +85°C	-40°C to +85°C	

- 1. The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.
 2. One channel is assigned to two different pins.
 3. The same channel is assigned to two different pins.

Generic Name		V850ES/JC3-H	V850ES/JE3-H	
Part No.		uPD70F3819	μPD70F3825	
Part No. CPU name		V850ES	V850ES	
		*****	****	
CPU performance (Dhrystone)		98 MIPS (@ 48 MHz)	98 MIPS (@ 48 MHz)	
Internal ROM		256 KB (flash)	256 KB (flash)	
Internal RAM		24 KB	24 KB	
External bus	Bus type	-	-	
interface	Address bus	-	-	
	Data bus	-	-	
	Chip select signal	-	-	
Memory controller		-	-	
Interrupt sources	Internal	58 (Including one NMI)	58 (Including one NMI)	
	External	10 (10)* (Including one NMI)	11 (11)* (Including one NMI)	
Timer/counter		16-bit timer/event counter (TAA) × 4 ch 16-bit timer/event counter (TAB) × 1 ch 16-bit timer/event counter (TMT) × 1 ch 16-bit interval timer (TMM) × 4 ch	16-bit timer/event counter (TAA) x 4 ch 16-bit timer/event counter (TAB) x 1 ch 16-bit timer/event counter (TMT) x 1 ch 16-bit interval timer (TMM) x 4 ch	
Watchdog timer		1 ch	1 ch	
Serial interface		UART (LIN compatible)/CSI x 2 ch UART (LIN compatible)/CSI/I ² C x 1 ch CSI x 1 ch UART (LIN compatible)/I ² C/CAN x 1 ch	UART (LIN compatible)/CSI × 2 ch UART (LIN compatible)/CSI/I ² C × 1 ch CSI × 1 ch UART (LIN compatible)/I ² C/CAN × 1 ch	
A/D converter		10 bits × 6 ch	10 bits x 10 ch	
D/A converter		8 bits × 1 ch	8 bits x 1 ch	
DMA controller		4 ch	4 ch	
Ports	I/O	32	45	
	Input	-	-	
Debug control unit		Provided (RUN/break)	Provided (RUN/break)	
USB controller		USB 2.0 function (full-speed) x 1 ch	USB 2.0 function (full-speed) × 1 ch	
Other peripheral fund	ctions	Real-time counter (RTC), real-time output, LVI/clock monitor, CRC, RAM retention flag	Motor control, real-time counter (RTC), real-time output, LVI/clock monitor, CRC, RAM retention flag	
Operating frequency		When using main clock: 24 to 48 MHz When using subclock: 32.768 kHz When using internal oscillation clock: 220 kHz	When using main clock: 24 to 48 MHz When using subclock: 32,768 kHz When using internal oscillation clock: 220 kHz	
Power supply voltage	е	2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V)	2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V)	
Package		48-pin LQFP (7 x 7 mm), 48-pin WQFN (7 x 7 mm)	64-pin LQFP (10 × 10 mm), 64-pin WQFN (9 × 9 mm)	
Operating ambient to	emperature	-40°C to +85°C	−40°C to +85°C	

 $^{^{\}star}$ The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.

ASSP Lineup (CAN) (4/7)

Generic Name		V850ES/JG3-H	V850ES/JH3-H	
Part No.		μPD70F3770	μPD70F3771	
CPU name		V850ES	V850ES	
CPU performance (Dhrystone)		98 MIPS (@ 48 MHz)	98 MIPS (@ 48 MHz)	
Internal ROM		256 KB (flash)	256 KB (flash)	
Internal RAM		40 KB* ¹	40 KB*1	
External bus	Bus type	Multiplexed	Multiplexed/separate	
interface	Address bus	16 bits	24 bits	
	Data bus	8/16 bits	8/16 bits	
	Chip select signal	3	3	
Memory controller		SRAM, etc.	SRAM, etc.	
Interrupt sources	Internal	73 (including one NMI)	73 (including one NMI)	
	External	17 (17)*2 (including one NMI)	20 (20)*2 (including one NMI)	
Timer/counter		16-bit timer/event counter (TAA) × 6 ch 16-bit timer/event counter (TAB) × 2 ch 16-bit timer/event counter (TMT) × 1 ch 16-bit interval timer (TMM) × 4 ch	16-bit timer/event counter (TAA) \times 6 ch 16-bit timer/event counter (TAB) \times 2 ch 16-bit timer/event counter (TMT) \times 1 ch 16-bit interval timer (TMM) \times 4 ch	
Watchdog timer		1 ch	1 ch	
Serial interface		CSI \times 2 ch UART (LIN compatible)/CSI \times 2 ch UART (LIN compatible)/°CS \times 2 ch UART (LIN compatible)/°C \times 1 ch UART (LIN compatible)/CSI/°C \times 1 ch UART (LIN compatible)/°C/CAN \times 1 ch		
A/D converter		10 bits x 12 ch	10 bits x 12 ch	
D/A converter		8 bits × 2 ch	8 bits × 2 ch	
DMA controller		4 ch	4 ch	
Ports	I/O	77	96	
	Input	-	-	
Debug control unit		Provided (RUN/break)	Provided (RUN/break)	
USB controller		USB 2.0 function (full-speed) x 1 ch	USB 2.0 function (full-speed) x 1 ch	
Other peripheral functions		Motor control, real-time counter (RTC), real-time output, LVI/clock monitor, CRC, RAM retention flag	Motor control, real-time counter (RTC), real-time output, LVI/clock monitor, CRC, RAM retention flag	
Operating frequency	,	When using main clock: 24 to 48 MHz When using subclock: 32.768 kHz When using internal oscillation clock: 220 kHz	When using main clock: 24 to 48 MHz When using subclock: 32.768 kHz When using internal oscillation clock: 220 kHz	
Power supply voltag	е	2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V)	2.85 V to 3.6 V (A/D converter, USB controller: 3.0 V to 3.6 V)	
Package		100-pin LQFP (14 × 14 mm)	128-pin LQFP (14×20 mm)	
Operating ambient to	emperature	-40°C to +85°C	-40°C to +85°C	

 ^{1.} Includes 8 KB of data-only RAM.
 2. The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.

Generic Name				V850E	S/SG3		
Part No.		μPD70F3335	μPD70F3336	μPD70F3350	μPD70F3351	μPD70F3352	μPD70F3353
CPU name				V85	-		
CPU performance (Dhrystone)			69 MIPS (@ 32 MHz)		
Internal ROM		256 KB (flash)	384 KB (flash)	512 KB (flash)	640 KB (flash)	768 KB (flash)	1024 KB (flash)
Internal RAM		24 KB	32 KB	40 KB	48 KB	60) KB
External bus	Bus type			Multiplexe	d/separate		
interface	Address bus			22	bits		
	Data bus			8/16	bits		
	Chip select signal			-			
Memory controller				SRAN			
Interrupt sources	Internal			52 (includin	,		
	External			9 (9)* (includ			
Timer/counter				16-bit interval tin	. ,		
		16-bit timer/event counter (TMP) × 6 ch 16-bit timer/event counter (TMQ) × 1 ch					
Watchdog timer		1 ch					
Serial interface		CSI×3 ch					
		UART (LIN compatible)/CSI x 1 ch					
		$ {\sf CSI/I^2C \times 1} \ {\sf ch} $ $ {\sf UART (LIN compatible)} {\sf I^2C \times 2} \ {\sf ch} $					
A/D converter		10 bits x 12 ch					
D/A converter		8 bits × 2 ch					
DMA controller		4 ch					
Ports	I/O			8	4		
	Input			-	-		
Debug control unit				Provided (F	RUN/break)		
Other peripheral fur	nctions	Watch timer: 1 ch					
				IEBus controller/C			
		ROM correction: 4 points					
		Real-time output LVI/clock monitor/CRC					
Operating frequenc	у			When using main c			
		When using subclock: 32.768 kHz					
Power supply voltage	ne .	When using internal oscillation clock: 220 kHz 2.85 V to 3.6 V (A/D converter: 3.0 V to 3.6 V)					
Package	,-						
Package 100-pin LQFP (14 × 14 Operating ambient temperature -40°C to +85°C							
Operating ambient			an used to release STOD made	-40°C t	0 +85°C		

^{*} The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.

ASSP Lineup (CAN) (5/7)

Generic Name				V850ES/SJ3			
Part No. 0	On-chip CAN (1 ch max.)	μPD70F3354	μPD70F3355	μPD70F3356	μPD70F3357	μPD70F3358	
0	On-chip CAN (2 ch max.)	μPD70F3364	μPD70F3365	μPD70F3366	μPD70F3367	μPD70F3368	
PU name				V850ES			
CPU performance	e (Dhrystone)			69 MIPS (@ 32 MHz)			
nternal ROM		384 KB (flash)	512 KB (flash)	640 KB (flash)	768 KB (flash)	1024 KB (flash)	
nternal RAM		32 KB	40 KB	48 KB	60) KB	
External bus	Bus type			Multiplexed/separate			
nterface	Address bus			24 bits			
	Data bus			8/16 bits			
	Chip select signal			4			
Memory controlle	er			SRAM, etc.			
nterrupt sources	Internal			65*1/69*2 (including one NMI for each)			
	External			10 (10)*3 (including one NMI)			
Timer/counter				16-bit interval timer (TMM) x 1 ch			
				16-bit timer/event counter (TMP) × 9 ch 16-bit timer/event counter (TMQ) × 1 ch			
Vatchdog timer				1 ch			
Serial interface		CSi x 4 ch					
		UART (LIN compatible)/CSI x 1 ch					
		CSI/I ² C x1 ch					
		UART (LIN compatible)/ 1 C \times 2 ch UART (LIN compatible) \times 1 ch					
A/D converter			10 bits x 16 ch				
D/A converter		8 bits × 2 ch					
DMA controller		4 ch					
orts	1/0	128					
	Input			_			
Debug control uni	it			Provided (RUN/break)			
Other peripheral f	functions	Watch timer: 1 ch					
			IEBus controller⁴CAN controller⁴: 1 ch				
			CAN controller: 2 ch*				
			ROM correction: 4 points Real-time output				
			near-inne output LVI/clock monitor/CRC				
Operating frequer	ncy			When using main clock: 2.5 to 32 MHz			
				When using subclock: 32.768 kHz			
			When using internal oscillation clock: 220 kHz				
Power supply volt	tage			2.85 V to 3.6 V (A/D converter: 3.0 V to 3.6 V)		
Package				144-pin LQFP (20 × 20 mm)			
Operating ambien				–40°C to +85°C			
Product with 1 ch CAN only *4 uPD70F3354/F3357/F3358 only							

- 1. Product with 1 ch CAN only
 2. Products with 2 ch CAN only
 3. The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.
- *4. µPD70F3354/F3355/F3356/F3357/F3358 only *5. µPD70F3364/F3365/F3366/F3367/F3368 only

Generic Name			V850E	/SJ3-H		
Part No. O	n-chip CAN (1 ch max.)	μPD70F3475A	μPD70F3478A	μPD70F3935A	μPD70F3938A	
0	n-chip CAN (2 ch max.)	μPD70F3476A	μPD70F3479A	μPD70F3936A	μPD70F3939A	
PU name			V8	0E1		
PU performance	(Dhrystone)		95 MIPS (@ 48 MHz)		
nternal ROM		1280 KB (flash)	1536 KB (flash)	768 KB (flash)	1024 KB (flash)	
nternal RAM		92 KB (internal RAM: 60 KB, e	xpanded internal RAM: 32 KB)	76 KB (internal RAM: 60 KB, exp	panded internal RAM: 16 KB)	
external bus	Bus type		Multiplexe	d/separate		
nterface	Address bus		24	pits		
	Data bus		8/16	bits		
	Chip select signal		:	3		
lemory controller	r		SRAM	1, etc.		
nterrupt sources	Internal		99*1/103*2 (includin	g one NMI for each)		
	External		11 (11)*3 (inclu	ding one NMI)		
imer/counter			16-bit interval tii	ner (TMM) × 3 ch		
				9 ch (encoder count function: 2 ch)		
				ounter (TMQ) x 1 ch		
Vatchdog timer			1			
Serial interface		UARTI/CSI x1 ch, UARTI/FC x2 ch, UARTI/CSI/FC x1 ch, UARTI/CSI/FIFO compatible) x1 ch,				
		CSI/r°C x 1 ch, UART x 1 ch, UART (FIFO compatible) x 2 ch, CSI x 3 ch, CSI (FIFO compatible) x 1 ch, r°C x 2 ch				
		UART/CSI x 1 ch, UART/I°C x 1 ch, UART/I°C x 2 ch, UART/CSI (FIFO compatible) x 1 ch,				
		CSI/I ² C ×1 ch, UART ×1 ch, UART (FIFO compatible) ×2 ch, CSI ×2 ch, CSI (FIFO compatible) ×1 ch, I ² C ×2 ch				
V/D converter		10 bits x 16 ch				
D/A converter		8 bits x 2 ch				
DMA controller		4 ch				
Ports	I/O	128				
	Input	-				
ebug control unit	t		Provided (I	RUN/break)		
Other peripheral fu	unctions		Watch ti			
		Real-time counter (Watch timer): 1 ch				
		IEBus controller/CAN controller*: 1 ch				
		CAN controller: 2 chr ⁵ ROM correction: 8 points				
		Real-time output				
LVI/clock monitor/CRC, SSCG						
Operating frequen	псу		When using main c			
		When using subclock: 32,768 kHz				
D			When using internal oscillation clock: 220 kHz			
ower supply volta	age	2.85 V to 3.6 V (A/D converter, D/A converter: 3.0 V to 3.6 V)				
Package			144-pin LQFP (20 × 20 mm) -40°C to +85°C			
Operating ambien						
Products with 1 of Products with 2 of				75, 70F3478, 70F3935, 70F3938 76, 70F3479, 70F3936, 70F3939		

ASSP Lineup (CAN) (6/7)

Generic Name		V850E/SJ3-H		V850E/SK3-H			
Part No.	On-chip CAN (1 ch max	μPD70F3932A	μPD70F3481A	μPD70F3487A	μPD70F3926A		
	On-chip CAN (2 ch max.	μ PD70F3933A	μPD70F3482A	μPD70F3488A	μPD70F3927A		
CPU name		V850E1		V850E1			
CPU performar	nce (Dhrystone)	95 MIPS (@ 48 MHz)		95 MIPS (@ 48 MHz)			
Internal ROM		512 KB (flash)	1536 KB (flash)	1280 KB (flash)	1024 KB (flash)		
Internal RAM		60 KB (internal RAM: 60 KB, expanded internal RAM: none)	92 KB (internal RAM: 60 KB, expanded internal RAM: 32 KB)	76 KB (internal RAM: 60 KB,	expanded internal RAM: 16 KB)		
External bus	Bus type	Multiplexed/separate		Multiplexed/separate			
interface	Address bus	24 bits		24 bits			
	Data bus	8/16 bits		8/16 bits			
	Chip select signa	3		3			
Memory contro	oller	SRAM, etc.		SRAM, etc.			
Interrupt source	es Internal	93*1/97*2 (including one NMI for each)		99*1/103*2 (including one NMI for each)			
	External	11 (11)*3 (including one NMI)		11 (11)*3 (including one NMI)			
Timer/counter		16-bit interval timer (TMM) × 3 ch 16-bit timer/event counter (TMP) × 9 ch (encoder count function: 2 ch) 16-bit timer/event counter (TMQ) × 1 ch	16-bit ti	16-bit interval timer (TMM) × 3 ch 16-bit timer/event counter (TMP) × 9 ch (encoder count function: 2 ch) 16-bit timer/event counter (TMO) × 1 ch			
Watchdog time	er	1 ch	1 ch				
Serial interface	•	$\begin{split} & UART/CSI_{\times} 1ch, UART/i^{2C}_{\times} 2ch, CSIIi^{2C}_{\times} 1ch, UART_{\times} 1ch, \\ & UART(FIFO \; compatible) \times 2ch, CSI_{\times} 3ch, i^{2C}_{\times} 1ch \\ & or \\ & UART/CSI_{\times} 1ch, UART/i^{2C}_{\times} 1ch, UART/CSI_{\times^{2}C}_{\times} 1ch, CSI/i^{2C}_{\times} 1ch, CSI/i^{2C}_{\times} 1ch, UART_{\times} Uart/CSI_{\times^{2}C}_{\times} 1ch, CSI/i^{2C}_{\times} 1ch, UART_{\times} Uart/CSI_{\times^{2}C}_{\times} 1ch, CSI/i^{2C}_{\times} 1ch, CSI/i^{2C}_{\times} 1ch, UART/CSI_{\times^{2}C}_{\times} 1ch, UART/CSI/i^{2C}_{\times} 1ch, UART/CSI_{\times^{2}C}_{\times} 1ch, UART/CSI/i^{2C}_{\times} 1ch, UART/CSI/i^{2$	$\label{eq:compatible} \begin{split} & UART/CSI \times 1 \; ch, \; UART/^2C \times 2 \; ch, \; UART/CSI/^2C \times 1 \; ch, \; UART/CSI \; (FIFO \; compatible) \times 1 \; ch, \\ & CSI/^2C \times 1 \; ch, \; UART \times 1 \; ch, \; UART \; (FIFO \; compatible) \times 2 \; ch, \; CSI \times 3 \; ch, \; CSI \; (FIFO \; compatible) \times 1 \; ch, \; I^2C \times 2 \; ch \\ & or \\ & UART/CSI \times 1 \; ch, \; CSI/^2C \times 2 \; ch, \; UART \times 5 \; ch, \; UART \; (FIFO \; compatible) \times 2 \; ch, \; CSI \times 3 \; ch, \; CSI \; (FIFO \; compatible) \times 2 \; ch, \; I^2C \times 4 \; ch \\ & UART/CSI \times 1 \; ch, \; CSI/^2C \times 2 \; ch, \; UART \times 5 \; ch, \; UART \; (FIFO \; compatible) \times 2 \; ch, \; CSI \; (FIFO \; compatible) \times 2 \; ch, \; I^2C \times 4 \; ch \\ & UART/CSI \times 1 \; ch, \; CSI/^2C \times 2 \; ch, \; UART \times 5 \; ch, \; UART \; (FIFO \; compatible) \times 2 \; ch, \; CSI \; (FIFO \; compatible) \times 2 \; ch, \; URT \; CSI/^2C \times 3 \; ch, \; CSI \; (CSI/^2C \times 2 \; ch, \; URT \times 3 \; ch, \; CSI/^2C \times 3$				
A/D converter		10 bits x 16 ch	10 bits x 16 ch				
D/A converter		8 bits x 2 ch		8 bits x 2 ch			
DMA controller	r	4 ch		4 ch			
Ports	I/O	128		156			
	Input	-	-				
Debug control	unit	Provided (RUN/break)		Provided (RUN/break)			
Other peripheral functions		Watch timer: 1 ch Real-time counter (Watch timer): 1 ch IEBus controller/CAN controller*: 1 ch CAN controller: 2 ch*5 ROM correction: 8 points Real-time output LVI/clock monitor/CRC, SSCG	Watch timer: 1 ch Real-time counter (Watch timer): 1 ch IEBus controller/CAN controller* ^{6,} 1 ch CAN controller: 2 ch** ROM correction: 8 points Real-time output LIV/clock monitor/CRC, SSCG				
Operating frequ	uency	When using main clock: 48 MHz (max.) When using subclock: 32.768 kHz When using internal oscillation clock: 220 kHz	When using main clock: 48 MHz (max.) When using subclock: 32.768 kHz When using internal oscillation clock: 220 kHz				
Power supply v	voltage	2.85 V to 3.6 V (A/D converter, D/A converter: 3.0 V to 3.6 V)	2.8	35 V to 3.6 V (A/D converter, D/A converter: 3.0 V to 3.6	6 V)		
Package		144-pin LQFP (20 x 20 mm)		176-pin LQFP (24 × 24 mm)			
Operating amb	ient temperature	–40°C to +85°C		–40°C to +85°C			

*1. Products with 1 ch CAN only
*2. Products with 2 ch CAN only
*3. The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.

4. µPD/0F3932	6. µPD/0F3481.
*5. µPD70F3933	*7. µPD70F3482

Generic Name			V850ES/SG2-H	ł			V850E	S/SG2		
Part No.		μPD703282HY	μPD703283HY	μPD70F3283HY	μPD703280Y	μPD703281Y	μPD70F3281Y	μPD703282Y	μPD703283Y	μPD70F3283Y
CPU name			V850ES				V85	0ES		
CPU performance (D	hrystone)		66 MIPS (@ 32 MHz)				43 MIPS (6	@ 20 MHz)		
Internal ROM		512 KB (mask)	640 KB (mask)	640 KB (flash)	256 KB (mask)	384 KB (mask)	384 KB (flash)	512 KB (mask)	640 KB (mask)	640 KB (flash)
Internal RAM		40 KB 48 KB			24 KB	32	KB	40 KB	48	KB
External bus	Bus type		Multiplexed/separate		Multiplexed/separate					
interface	Address bus		22 bits		22 bits					
	Data bus		8/16 bits		8/16 bits					
	Chip select signal		-				-	-		
Memory controller			SRAM, etc.				SRAN	/I, etc.		
Interrupt sources	Internal		51 (including one NMI)				52 (includin	ig one NMI)		
	External		9 (9)* (including one NM	I)			9 (9)* (includi	ing one NMI)		
Timer/counter			oit interval timer (TMM) x				16-bit interval tin	. ,		
		16-bit timer/event counter (TMP) × 6 ch 16-bit timer/event counter (TMQ) × 1 ch			16-bit timer/event counter (TMP) x 6 ch 16-bit timer/event counter (TMQ) x 1 ch					
Watchdog timer		10-511	1 ch	a) x i cii			10-bit tilllel/event c			
Serial interface CSI x 3 ch						CSI×				
Serial litter lace	Serial interface		UART (LIN compatible)/CSI × 1 ch				UART (LIN comp			
		CSI/I ² C × 1 ch			CSI/I ² C×1 ch					
		UART (LIN compatible)/I ² C × 2 ch			UART (LIN compatible)/I ² C × 2 ch					
A/D converter			10 bits × 12 ch		10 bits × 12 ch					
D/A converter			8 bits x 2 ch		8 bits x 2 ch					
DMA controller			4 ch		4 ch					
Ports	1/0		84				8	4		
	Input						-	-		
Debug control unit				Provided (RUN/break)			Provided (RUN/break)			Provided (RUN/break)
Other peripheral fund	ctions		Watch timer: 1 ch				Watch tir			
			CAN controller: 1 ch ROM correction: 4 point	le .	CAN controller: 1 ch					
			Real-time output		ROM correction: 4 points Real-time output					
			Clock monitor/CRC				LVI/clock m			
Operating frequency	,		When using main clock: 2.5 to 32 MHz				When using main c			
	When using subclock: 32.768 kHz				When using subclock: 32.768 kHz					
	When using internal oscillation clock: 200 kHz			ck: 200 kHz	When using internal oscillation clock: 200 kHz					
Power supply voltage	e		3.0 V to 3.6 V		2.85 V to 3.6 V (A/D converter: 3.0 V to 3.6 V)					
Package		1	00-pin LQFP (14 × 14 mi	m)	100-pin LQFP (14 × 14 mm)					
Operating ambient to	emperature		-40°C to +85°C		–40°C to +85°C					

^{*} The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.

ASSP Lineup (CAN) (7/7)

Generic Name				V850ES/SJ2-H				V850ES/SJ2								
Part No.	On-chip	1 ch	μPD703285HY	μPD703286HY	μPD70F3286HY	μPD703284Y	μPD70F3284Y	μPD703285Y	μPD703286Y	μPD70F3286Y						
	CAN	2 ch	μPD703287HY	μPD703288HY	μPD70F3288HY	-	-	μPD703287Y	μPD703288Y	μPD70F3288Y						
CPU name				V850ES				V850ES						50ES		
CPU performance (Dhrystone)				66 MIPS (@ 32 MHz)				43 MIPS (@ 20 MHz)								
Internal ROM			512 KB (mask)	640 KB (mask)	640 KB (flash)	384 KB (mask)	384 KB (flash)	512 KB (mask)	640 KB (mask)	640 KB (flash)						
Internal RAM			40 KB	48	3 KB	32	KB	40 KB	48	8 KB						
External bus	Bus typ	ре	Multiplexed/separate					Multiplexed/separate								
interface	Addres	ss bus		24 bits				24 bits								
	Data b	us		8/16 bits				8/16 bits								
	Chip se	elect signal		4				4								
Memory contro	oller			SRAM, etc.				SRAM, etc.								
Interrupt source	ces Interna	ıl	64* ¹ /	68*2 (including one NMI for	r each)		65* ¹ /	69*2 (including one NMI for	each)							
	Extern	al		10 (10)*3 (including one NM	I)			10 (10)*3 (including one NMI)							
Timer/counter				bit interval timer (TMM) ×				-bit interval timer (TMM) × 1								
				timer/event counter (TMP)				timer/event counter (TMP)								
Watchdog time	or.		10-011	timer/event counter (TMQ)												
Serial interface				CSI x 4 ch				CSI x 4 ch								
Serial internace	5		UART (LIN compatible)/CSI x 1 ch				UA	RT (LIN compatible)/CSI x 1	1 ch							
			CSI/I ² C × 1 ch					$CSI/I^2C \times 1$ ch								
			UART (LIN compatible)/I ² C × 2 ch					ART (LIN compatible)/I ² C × 2								
			· ·	IART (LIN compatible) × 1	ch		·	JART (LIN compatible) x 1 c	en .							
A/D converter				10 bits × 16 ch		10 bits × 16 ch										
D/A converter				8 bits x 2 ch		8 bits x 2 ch										
DMA controller	r /0			4 ch		4 ch										
Ports	Input					128										
D.b				_	Provided (RUN/break)		Provided (RUN/break)	-		Provided (RUN/break						
Debug control Other peripher				Watch timer: 1 ch	Provided (RUN/break)	-	Provided (RUN/break)	Motob timou 1 ob		Provided (HUN/break						
Other peripher	ai iulictions			CAN controller: 1 ch*4		Watch timer: 1 ch CAN controller: 1 ch ⁴⁶										
				CAN controller: 2 ch*5		CAN controller: 1 cm										
				ROM correction: 4 points		ROM correction: 4 points										
				Real-time output		Real-time output										
				Clock monitor/CRC		LVI/clock monitor/CRC										
Operating freq	luency		When using main clock: 2.5 to 32 MHz					using main clock: 2.5 to 20								
				en using subclock: 32.768				en using subclock: 32.768								
			When usi	ng internal oscillation clock	k: 200 kHz			ing internal oscillation clock								
Power supply v	voltage			3.0 V to 3.6 V				3.6 V (A/D converter: 3.0 V								
Package				144-pin LQFP (20 × 20 mm	1)			144-pin LQFP (20 × 20 mm))							
Operating amb	pient temperat	ure		-40°C to +85°C				-40°C to +85°C								

*1. Products with 1 ch CAN only
*2. Products with 2 ch CAN only
*3. The figure in parentheses indica

*4. μPD703285HY/3286HY/F3286HY only *5. μPD703287HY/3288HY/F3288HY only

V850ES/SG1

100-pin LQFP (14 × 14 mm)

*6. µPD703284Y/F3284Y/3285Y/3286Y/F3286Y only *7. µPD703287Y/3288Y/F3288Y only

79

ites the number of external interrupts that can be used to release STOP mode.

Part No.		μΡD703253Υ				
CPU name		V850ES				
CPU performance (D	Ohrystone)	43 MIPS (@ 20 MHz)				
Internal ROM		128 KB (mask)				
Internal RAM		8 KB				
External bus	Bus type	Multiplexed/separate				
interface	Address bus	22 bits				
	Data bus	8/16 bits				
	Chip select signal	-				
Memory controller		SRAM, etc.				
Interrupt sources	Internal	43 (including one NMI)				
	External	9 (9)* (including one NMI)				
Timer/counter		16-bit interval timer (TMM) \times 1 ch 16-bit timer/event counter (TMP) \times 6 ch				
Watchdog timer		1 ch				
Serial interface		$ CSI \times 2 ch $ $ CSI/P^2 \times 1 ch $ $ UART \times 2 ch $ $ I^2 C \times 1 ch $				
A/D converter		10 bits × 12 ch				
D/A converter		8 bits × 2 ch				
DMA controller		4 ch				
Ports	I/O	84				
	Input	-				
Debug control unit		-				
Other peripheral fund	ctions	Watch timer: 1 ch, CAN controller: 1 ch ROM correction: 4 points, clock monitor				
Operating frequency	,	When using main clock: 2.5 to 20 MHz When using subclock: 32.768 kHz When using internal oscillation clock: 200 kHz				
Power supply voltage	e	2.85 V to 3.6 V (A/D converter: 3.0 V to 3.6 V) (@ 20 MHz)				

ASSP Lineup (Car Audio/Vehicle Navigation Control) (1/4)

Generic Name		V850E2/SG4-H (Under planning)	V850E2/SJ4-H (Under planning)	VOEDED/GKA H (III	nder development)	
			,		,			
Part No.		μPD70F4013	μPD70F4014	μPD70F4015	μPD70F4016	μPD70F4017	μPD70F4018	
CPU name		V850		V850			DE2M	
CPU performance (E	hrystone)	400 MIPS (@ 160 MHz)	400 MIPS (@ 160 MHz)	400 MIPS (@ 160 MHz)		
Internal ROM		1 MB (flash)	1.5 MB (flash)	1 MB (flash)	1.5 MB (flash)	1.5 MB (flash)	2 MB (flash)	
Internal RAM		96 KB	128 KB	96 KB	128 KB	128 KB	192 KB	
Data flash		32 KB		32	KB	32	KB	
External bus Bus type		Multiplexed	SRAM I/F	SDRAM I/F, multiplexe	ed/separate SRAM I/F	SDRAM I/F, multiplex	ed/separate SRAM I/F	
interface	Address bus	201	bits	24 I	bits	24	bits	
	Data bus	8/16	bits	8/16	bits	8/16/3	32 bits	
	Chip select signal	-	-	3	3		4	
Memory controller		SRAN	I, etc.	SDRAM, S	RAM, etc.	SDRAM, S	SRAM, etc.	
Interrupt sources	Internal	1	0	1	6	1	16	
	External	14	14	16	51	2	08	
Timer/counter		32-bit timer: 16-bit timer:		32-bit timer: 16-bit timer:		32-bit timer: 4 ch × 1 unit 16-bit timer: 16 ch × 2 units		
Watchdog timer		2 (ch	2 (ch	2	ch	
Serial interface		UART/C: CSI x CSI (With F I ² C x MediaLi	(2 ch (IFO) × 2 ch 4 ch	UART/C: CSI x CSI (With F I ² C x MediaLi	(2 ch (IFO) × 3 ch 4 ch	UART/CSI × 5 ch CSI × 2 ch CSI (With FIFO) × 3 ch I ² C × 4 ch MediaLB × 1 ch		
A/D converter		10 bits × 8	ch × 1 unit	10 bits × 16	i ch × 1 unit	10 bits × 16	6 ch × 1 unit	
D/A converter		-	-	-	-	-		
DMA controller		16	ch	16	ch	16 ch		
Ports	I/O	5	8	10	00	127		
	Input	-	-	-	-		_	
Debug control unit		Provided (F	RUN/break)	Provided (F	RUN/break)	Provided (I	RUN/break)	
Ethernet controller		-	-	-	-	1	ch	
Other peripheral functions		IEBus controller/C Power-on clear (option), LV Hardware bus common		CAN contr Power-on clear (option), LV	IEBus controller: 1 ch CAN controller: 2 ch Power-on clear (option), LVI, clock monitor, data CRC, Hardware bus common memory: 32 KB, SSCG		troller: 1 ch roller: 2 ch /I, clock monitor, data CRC, n memory: 32 KB, SSCG	
Operating frequency		When using main clock: 160 MHz (max.) When using subclock: 32.768 kHz When using high-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz		When using main clock: 160 MHz (max.) When using subclock: 32.768 kHz When using high-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz		When using main clock: 160 MHz (max.) When using subclock: 32.768 kHz When using high-speed internal oscillation clock: 8 MHz When using low-speed internal oscillation clock: 240 kHz		
Power supply voltag	е	1.1 V to 1.3 V (internal)/	3.0 V to 3.6 V (external)	1.1 V to 1.3 V (internal)/	3.0 V to 3.6 V (external)	1.1 V to 1.3 V (internal)/3.0 V to 3.6 V (external)		
Package		100-pin LQFF	(14 × 14 mm)	144-pin LQFP	(20 x 20 mm)	176-pin LQFP (24 × 24 mm)		
Operating ambient to	emperature	-40°C to +85°C,	-40°C to +105°C	-40°C to +85°C,	-40°C to +105°C	-40°C to +85°C,	-40°C to +105°C	

Generic Name		V850ES/SG1						
Part No.		μΡD703252Υ						
CPU name		V850ES						
CPU performance (E	Ohrystone)	43 MIPS (@ 20 MHz)						
Internal ROM		256 KB (mask)						
Internal RAM		12 KB						
External bus	Bus type	Multiplexed/separate						
interface	Address bus	22 bits						
	Data bus	8/16 bits						
	Chip select signal	-						
Memory controller		SRAM, etc.						
Interrupt sources	Internal	36 (including one NMI)						
	External	9 (9)* (including one NMI)						
Timer/counter		16-bit interval timer (TMM) x 1 ch						
		16-bit timer/event counter (TMP) \times 5 ch						
Watchdog timer		1 ch						
Serial interface		CSI x 2 ch						
		CSI/I ² C x 1 ch						
		UART×2 ch						
		l ² C x1 ch						
A/D converter		10 bits x 12 ch						
D/A converter		-						
DMA controller		-						
Ports	1/0	84						
	Input	-						
Debug control unit		-						
Other peripheral fun	ctions	Watch timer: 1 ch, IEBus controller: 1 ch						
		ROM correction: 4 points, clock monitor						
Operating frequency	,	When using main clock: 2.5 to 20 MHz						
		When using subclock: 32.768 kHz						
		When using internal oscillation clock: 200 kHz						
Power supply voltag	е	2.85 V to 3.6 V						
		(A/D converter: 3.0 V to 3.6 V)						
Package		100-pin LQFP (14 x 14 mm)						
		100-pin QFP (14 × 20 mm)						
Operating ambient to	emperature	40°C to +85°C						
* The figure is necessarily								

ASSP Lineup (Car Audio/Vehicle Navigation Control) (2/4)

Generic Name	•	V850ES/SG3								
Part No.	On-chip IEBus	μPD70F3333	μPD70F3334	μPD70F3340	μPD70F3341	μPD70F3342	μPD70F3343			
	On-chip IEBus/CAN	μPD70F3335	μPD70F3336	μPD70F3350	μPD70F3351	μPD70F3352	μPD70F3353			
CPU name		V850ES								
CPU performa	ance (Dhrystone)			69 MIPS (@ 32 MHz)					
Internal ROM		256 KB (flash) 384 KB (flash) 512 KB (flash) 640 KB (flash) 768 KB (flash) 1024 KB (flash)								
Internal RAM		24 KB	32 KB	40 KB	48 KB	60	KB			
External bus	Bus type			Multiplexe	d/separate					
interface	Address bus			22	pits					
	Data bus			8/16	bits					
	Chip select signal			-	-					
Memory contro	oller			SRAN	,					
Interrupt	Internal			52 (includin						
sources	External			9 (9)*1 (includ	ing one NMI)					
Timer/counter				16-bit interval tin	, ,					
				16-bit timer/event c 16-bit timer/event c						
Watchdog time		1ch								
Serial interface		CSI x 3 ch								
Octial litter lace		UART (LIN compatible)/CSI x 1 ch								
		CSI/i°C×1 ch								
		UART (LIN compatible)/I°C x 2 ch								
A/D converter		10 bits x 12 ch								
D/A converter		8 bits x 2 ch								
DMA controlle		4 ch 84								
Ports	1/0			8	4					
	Input									
Debug control				Provided (F						
Other peripher	ral functions	Watch timer: 1 ch								
			IEBus controller/CAN controller*2.1 ch ROM correction: 4 points							
				Real-tim						
				LVI/clock m	onitor/CRC					
Operating freq	quency			When using main c	lock: 2.5 to 32 MHz					
		When using subclock: 32.768 kHz								
		When using internal oscillation clock: 220 kHz								
Power supply	voltage			2.85 V to 3.6 V (A/D co	nverter: 3.0 V to 3.6 V)					
Package				100-pin LQFF						
Operating amb	bient temperature			–40°C t	0 +85°C					

external interrupts that can be used to release STOP mode.

*1.	The figure in	parentheses	indicates	the nu	mber o	of ex
*2	uPD70F3339	5/F3336/F335	0/F3351/	F3352/	F3353	only

Generic Nan	e			V850ES/SJ3						
art No.	On-chip IEBus	μPD70F3344	μPD70F3345	μPD70F3346	μPD70F3347	μPD70F3348				
	On-chip IEBus/CAN (1 ch)	μPD70F3354	μPD70F3355	μPD70F3356	μPD70F3357	μPD70F3358				
	On-chip IEBus/CAN (1 ch), CAN (1 ch)	μPD70F3364	μPD70F3365	μPD70F3366	μPD70F3367	μPD70F3368				
CPU name				V850ES						
PU perform	ance (Dhrystone)	69 MIPS (@ 32 MHz)								
nternal RON		384 KB (flash)	512 KB (flash)	640 KB (flash)	768 KB (flash)	1024 KB (flash)				
nternal RAN		32 KB	40 KB	48 KB	60	KB				
xternal bus	Bus type			Multiplexed/separate						
terface	Address bus			24 bits						
	Data bus			8/16 bits						
	Chip select signal			4						
Memory con	troller			SRAM, etc.						
nterrupt				65*1/69*2 (including one NMI for each)						
ources	External			10 (10)*3 (including one NMI)						
Timer/counte	r	16-bit interval timer (TMM) x 1 ch 16-bit timer/event counter (TMP) x 9 ch								
			16-bit timer/event counter (TIMP) × 9 ch							
Watchdog tir	ner			1 ch						
Serial interfa				CSI × 4 ch						
	-	UART (LIN compatible)/CSl x 1 ch								
		CSI/i°C×1 ch								
		UART (LIN compatible)/ ${}^{\mu}$ C $_{\times}$ 2 ch UART (LIN compatible) $_{\times}$ 1 ch								
A/D converte	er .	OAT List Companies x 1 € 1								
D/A converte				8 bits x 2 ch						
DMA control				4 ch						
Ports	1/0	128								
	Input			_						
Debug contr	ol unit			Provided (RUN/break)						
Other periph	eral functions		Watch timer: 1 ch							
				IEBus controller/CAN controller*4: 1 ch						
				CAN controller: 2 ch*5						
				ROM correction: 4 points						
				Real-time output LVI/clock monitor/CRC						
Operating fre	allency		LYVIclock monitor/CHC When using main clock: 2.5 to 32 MHz							
poraung III	-quonoy			When using subclock: 32.768 kHz						
				When using internal oscillation clock: 220 kHz						
ower suppl	/ voltage			2.85 V to 3.6 V (A/D converter: 3.0 V to 3.6 V)						
Package				144-pin LQFP (20 × 20 mm)	<u> </u>					
perating ar	nbient temperature			-40°C to +85°C						
Products w	ithout CAN, product with 1 of	ch CAN only		*4. µPD70F3354/F3355/F3356/F3357/F	3358 only					

- *5. µPD70F3364/F3365/F3366/F3367/F3368 only

ASSP Lineup (Car Audio/Vehicle Navigation Control) (3/4)

Generic Name				V850E	/SJ3-H						
Part No.	On-chip IE	Bus	μPD70F3474A	μPD70F3477A	μPD70F3934A	μPD70F3937A					
	On-chip IEB	Bus/CAN (1 ch)	μPD70F3475A	μPD70F3478A	μPD70F3935A	μPD70F3938A					
On-chip IEBus/CAN (1 ch), CAN (1 c		AN (1 ch), CAN (1 ch)	μPD70F3476A	μPD70F3479A	μPD70F3936A	μPD70F3939A					
CPU name				V850E1							
CPU performar	nce (Dhryste	tone)	95 MIPS (@ 48 MHz)								
Internal ROM			1280 KB (flash) 1536 KB (flash) 768 KB (flash) 1024 KB (flash)								
Internal RAM			92 KB (internal RAM: 60 KB, e	expanded internal RAM: 32 KB)	76 KB (internal RAM: 60 KB, e.	xpanded internal RAM: 16 KB)					
External bus	Bus	type		Multiplexe	ed/separate						
interface	Addı	lress bus		24	bits						
	Data	a bus			5 bits						
	Chip	select signal			3						
Memory contro					M, etc.						
Interrupt source					ding one NMI for each)						
	Exte	ernal			iding one NMI)						
Timer/counter			16-bit interval timer (TMM); 3 ch 16-bit timer/event counter (TMP) × 9 ch (encoder count function: 2 ch) 16-bit timer/event counter (TMO); ≺ ch								
Watchdog time					ch						
Serial interface	e		$\label{eq:compatible} \begin{split} UART/CSI \times 1 \text{ ch, } UART/CSI/^{2} \mathcal{C} \times 2 \text{ ch, } UART/CSI/^{2} \mathcal{C} \times 1 \text{ ch, } UART/CSI/^{2} \mathcal{C} \times 1 \text{ ch, } UART \times 2 \text{ ch} \\ or \\ \end{split}$								
			$\begin{aligned} & \text{UART}/\text{CS} \text{I} \times 1 \text{ ch, UART}/\text{C} \times 1 \text{ ch, UART}/\text{CS} \text{I}/\text{C} \times 2 \text{ ch, UART}/\text{CS} \text{ (FIFO compatible)} \times 1 \text{ ch,} \\ & \text{CS} \text{I}/\text{C} \times 1 \text{ ch, UART} \times 1 \text{ ch, UART} \times 1 \text{ ch, UART} \times 2 \text{ ch, CSI} \times 2 \text{ ch, CSI} \times 2 \text{ ch, CSI} \times 2 \text{ ch} \end{aligned}$								
A/D converter			10 bits x 16 ch								
D/A converter			8 bits x 2 ch								
DMA controller			4 ch								
Ports	1/0			1:	28						
	Inpu	ut			-						
Debug control				· · · · · · · · · · · · · · · · · · ·	RUN/break)						
Other peripheral functions			Watch timer: 1 ch Real-time counter (Watch timer): 1 ch IEBus controller/CAN controller ⁵ : 1 ch GAN controller: 2 ch ⁴ ROM correction: 8 points Real-time output LVI/clock montro/RCR, SSCG								
Operating frequ	luency		When using main: 48 MHz (max.) When using subclock: 32.768 kHz When using internal oscillation clock: 220 kHz								
Power supply v	voltage			2.85 V to 3.6 V (A/D converter, D/A converter: 3.0 V to 3.6 V)							
Package				144-pin LQFP (20×20 mm)							
Operating amb	oient temper	rature		-40°C to +85°C							
** Products without CAN only *** The fourse in paraethaces indicates the number of systemal intermets that can be used to release STOP mode											

- *1. Products without CAN only
 *2. Products with 1 ch CAN only
 *3. Products with 2 ch CAN only
- *4. The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode.
 *5. µPD70F3475, 70F3479, 70F3393, 70F3393
 6. µPD70F3476, 70F3479, 70F33936, 70F3393

Generic Name			V850E/SJ3-H		V850E/SK3-H				
Part No.	On-chip IEB	us	μPD70F3931A	μPD70F3480A	μPD70F3486A	μPD70F3925A			
	On-chip IEBus	s, CAN (1 ch)	μPD70F3932A	μPD70F3481A	μPD70F3487A	μPD70F3926A			
	On-chip IEBus	s, CAN (2 ch)	μPD70F3933A	μPD70F3482A	μPD70F3488A	μPD70F3927A			
CPU name			V850E1		V850E1				
CPU performar	erformance (Dhrystone) 95 MIPS (@ 48 MHz)		95 MIPS (@ 48 MHz)		95 MIPS (@ 48 MHz)				
Internal ROM	nternal ROM		512 KB (flash)	1536 KB (flash)	1280 KB (flash)	1024 KB (flash)			
Internal RAM			60 KB (internal RAM: 60 KB, expanded internal RAM: none)	92 KB (internal RAM: 60 KB, e	xpanded internal RAM: 32 KB)	76 KB (internal RAM: 60 KB, expanded internal RAM: 16 KB)			
External bus	Bus ty	/pe	Multiplexed/separate		Multiplexed/separate				
interface	Addre	ess bus	24 bits		24 bits				
	Data b	ous	8/16 bits		8/16 bits				
	Chip s	elect signal	3		3				
Memory contro	oller		SRAM, etc.		SRAM, etc.				
Interrupt sources Internal 89¹¹/93²²/97³³ (including one NMI for each) 95¹¹/99²²/103³³ (including one NMI for each)									
	Extern	nal	11 (11)** (including one NMI) 11 (11)** (including one NMI)						
Timer/counter		16-bit interval timer (TMM) x 3 ch 16-bit interval timer (TMM) x 3 ch 16-bit timervent counter (TMP) x 9 ch (encoder count function: 2 ch) 16-bit timer/event counter (TMP) x 1 ch 16-bit timer/event counter (TMQ) x 1 ch							
Watchdog time	er		1 ch	ch 1 ch					
Serial interface				$\label{eq:compatible} \begin{split} & UARTICS(SI \times 1 \ ch, UARTIC^2 \times 2 \ ch, UARTICS(I^2 C \times 1 \ ch, UARTICS(IFFO \ compatible) \times 1 \ ch, UART \times 1 \ ch, UART \ (FIFO \ compatible) \times 2 \ ch, CSI \times 3 \ ch, CSI \ (FIFO \ compatible) \times 1 \ ch, I^2 C \times 2 \ ch \\ & or \\ & or \\ & or \\ \end{split}$					
			UART/CSI×1ch, UART/l°C×1ch, UART/CSI/l°C×1ch, CSI/l°C×1ch, UART×1ch, UART (FIFO compatible) ×2ch, CSI×2ch, l°C×1ch	UART/CSI × 1 ch, CSI/I ² C × 2 ch, UART × 5 ch, UART (FIFO compatible) × 2 ch, CSI × 3 ch, CSI (FIFO compatible) × 2 ch, I ² C × 4 ch					
A/D converter			10 bits x 16 ch		10 bits × 16 ch				
D/A converter			8 bits x 2 ch		8 bits × 2 ch				
DMA controller	r		4 ch		4 ch				
Ports	1/0		128		156				
	Input		-						
Debug control	unit		Provided (RUN/break)		Provided (RUN/break)				
Real-time counter (watch IEBus controller/CAN cont CAN controller: 2 ROM correction: 8 Real-time outp			Watch timer: 1 ch Real-time counter (watch timer): 1 ch IEBus controller/CAN controller-5: 1 ch CAN controller: 2 ch ⁻⁶ ROM correction: 9 points Real-time output LVIclock monitor/CRC, SSCG	Watch timer: 1 ch Real-time counter (watch timer): 1 ch IEBus controller/CAN controller ² : 1 ch CAN controller ² : 2 ch ⁴ ROM correction: 8 points Real-time output LIV/clock monitor/CRC, SSCG					
Operating frequency When using main clock: 48 MHz (max.) When using subclock: 32.768 kHz When using subclock: 32.768 kHz When using internal oscillation clock: 220 kHz					When using main clock: 48 MHz (max.) When using subclock: 32.768 kHz When using internal oscillation clock: 220 kHz				
Power supply v	voltage		2.85 V to 3.6 V (A/D converter, D/A converter: 3.0 V to 3.6 V)	2.8	85 V to 3.6 V (A/D converter, D/A converter: 3.0 V to 3.6	S V)			
Package			144-pin LQFP (20 × 20 mm)		176-pin LQFP (24 × 24 mm)				
Operating amb	pient tempera	ture	–40°C to +85°C		–40°C to +85°C				

^{*1.} Products without CAN only

ASSP Lineup (Car Audio/Vehicle Navigation Control) (4/4)

Generic Name			V850ES/SG2-H	I			V850E	S/SG2			
Part No.		μPD703272HY	μPD703273HY	μPD70F3273HY	μPD703270Y	μPD703271Y	μPD70F3271Y	μPD703272Y	μPD703273Y	μPD70F3273Y	
CPU name			V850ES		V850ES						
CPU performance (D	hrystone)		66 MIPS (@ 32 MHz)		43 MIPS (@ 20 MHz)						
Internal ROM		512 KB (mask)	640 KB (mask)	640 KB (flash)	256 KB (mask)	384 KB (mask)	384 KB (flash)	512 KB (mask)	640 KB (mask)	640 KB (flash)	
Internal RAM		40 KB 48 KB			24 KB	32	2 KB	40 KB	48	KB	
External bus	Bus type		Multiplexed/separate				Multiplexed	d/separate			
interface	Address bus	22 bits					22 1	oits			
	Data bus		8/16 bits				8/16	bits			
	Chip select signal							-			
Memory controller			SRAM, etc.				SRAN				
Interrupt sources	Internal		51 (including one NMI)				52 (includin	,			
	External		9 (9)*1 (including one NM	,			9 (9)*1 (includ				
Timer/counter		16-bit interval timer (TMM) x 1 ch 16-bit timer/event counter (TMP) x 6 ch 16-bit timer/event counter (TMQ) x 1 ch			16-bit interval timer (TMM) $_{\times}$ 1 ch 16-bit timer/event counter (TMP) $_{\times}$ 6 ch 16-bit timer/event counter (TMQ) $_{\times}$ 1 ch						
Watchdog timer 1 ch						1 (ch				
Serial interface		$CSI \times 3$ ch UART (LIN compatible)/CSI \times 1 ch $CSI/^2C \times 1$ ch UART (LIN compatible)/ $I^2C \times 2$ ch			$CSI \times 3 \ ch$ $UART \ (LIN compatible)/CSI \times 1 \ ch$ $CSI/^2C \times 1 \ ch$ $UART \ (LIN compatible)/^2C \times 2 \ ch$						
A/D converter			10 bits × 12 ch			10 bits x 12 ch					
D/A converter		8 bits × 2 ch			8 bits × 2 ch						
DMA controller			4 ch		4 ch						
Ports	I/O		84				8	4			
	Input		-				-	-			
Debug control unit			-	Provided (RUN/break)		-	Provided (RUN/break)		-	Provided (RUN/break)	
Other peripheral fund	ctions	Watch timer: 1 ch IEBus controller: 1 ch ROM correction: 4 points Real-time output Clock monitor/CRC			Watch timer: 1 ch IEBus controller: 1 ch ROM correction: 4 points Real-time output LVI/clock monitor/CRC						
Operating frequency		Whe	using main clock: 2.5 to in using subclock: 32.76 g internal oscillation cloc	3 kHz	When using main clock: 2.5 to 20 MHz When using subclock: 32.768 kHz When using internal oscillation clock: 200 kHz						
Power supply voltage	9		3.0 V to 3.6 V		2.85 V to 3.6 V (A/D converter: 3.0 V to 3.6 V)						
Package		1	00-pin LQFP (14 × 14 mr	n)	100-pin LQFP (14 × 14 mm) 100-pin QFP (14 × 20 mm) ²						
Operating ambient te	emperature		-40°C to +85°C				−40°C te	o +85°C			

^{*1.} The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode. *2. µPD703270Y/3271Y/F3271Y only

Generic Name		V850ES/SJ2-H			V850ES/SJ2				
Part No.		μPD703275HY	μPD703276HY	μPD70F3276HY	μPD703274Y	μPD70F3274Y	μPD703275Y	μPD703276Y	μPD70F3276Y
CPU name			V850ES				V850ES		
CPU performance (D	Ohrystone)	66 MIPS (@ 32 MHz)					43 MIPS (@ 20 MHz)		
Internal ROM		512 KB (mask)	640 KB (mask)	640 KB (flash)	384 KB (mask)	384 KB (flash)	512 KB (mask)	640 KB (mask)	640 KB (flash)
Internal RAM		40 KB	48	KB	32 KB 40 KB 48 KB			КВ	
External bus	Bus type	Multiplexed/separate					Multiplexed/separate		
interface	Address bus	ous 24 bits					24 bits		
	Data bus	8/16 bits					8/16 bits		
	Chip select signal	gnal 4					4		
Memory controller		SRAM, etc.					SRAM, etc.		
Interrupt sources	Internal	64 (including one NMI)			65 (including one NMI)				
	External	10 (10)* (including one NMI)			10 (10)* (including one NMI)				
Timer/counter		16-bit interval timer (TMM) \times 1 ch 16-bit timer/event counter (TMP) \times 9 ch 16-bit timer/event counter (TMQ) \times 1 ch			16-bit interval timer (TMM) \times 1 ch 16-bit timer/event counter (TMP) \times 9 ch 16-bit timer/event counter (TMQ) \times 1 ch				
Watchdog timer		1 ch			1 ch				
Serial interface		$CSI \times 4$ ch UART (LIN compatible)/CSI \times 1 ch $CSI/l^2C \times 1$ ch UART (LIN compatible)/ $l^2C \times 2$ ch UART (LIN compatible) \times 1 ch			$CSI \times 4 \text{ ch}$ $UART (LIN compatible)/CSI \times 1 \text{ ch}$ $CSI/^{2}C \times 1 \text{ ch}$ $UART (LIN compatible)/^{2}C \times 2 \text{ ch}$ $UART (LIN compatible) \times 1 \text{ ch}$				
A/D converter		10 bits × 16 ch			10 bits × 16 ch				
D/A converter		8 bits x 2 ch			8 bits x 2 ch				
DMA controller		4 ch			4 ch				
Ports	I/O		128		128				
	Input		-				_		
Debug control unit		-	-	Provided (RUN/break)) – Provided (RUN/break) –		-	Provided (RUN/break)	
Other peripheral functions		Watch timer: 1 ch IEBus controller: 1 ch ROM correction: 4 points Real-time output Clock monitor/CRC		Watch timer: 1 ch IEBus controller: 1 ch ROM correction: 4 points Real-time output LVI/clock monitor/CRC					
Operating frequency		When using main clock: 2.5 to 32 MHz When using subclock: 32.768 kHz When using internal oscillation clock: 200 kHz		When using main clock: 2.5 to 20 MHz When using subclock: 32.768 kHz When using internal oscillation clock: 200 kHz					
Power supply voltage		3.0 V to 3.6 V			2.85 V to 3.6 V (A/D converter: 3.0 V to 3.6 V)				
Package		144-pin LQFP (20 × 20 mm)			144-pin LQFP (20 × 20 mm)				
Operating ambient temperature		-40°C to +85°C			-40°C to +85°C				

^{&#}x27;4. The figure in parentheses indicates the number of external interrupts that can be used to release STOP mode. '5. μ PD70F3932 '6. μ PD70F3933

^{*7.} μPD70F3481, 70F3487, 70F3926 *8. μPD70F3482, 70F3488, 70F3927

V850 Development Environment

The V850 development environment consists of tools designed to make the development of application systems using Renesas Electronics high-performance V850 microcontrollers more pleasant, faster, and more accurate. Each one of these development tools has features to fully exploit the performance

of V850 microcontrollers.

Compilers aspects of embedded tegrated development, environments/ **OSes** CASE tools Real-time OS products RI850V4 RI850MP RENESAS V850 Emulators - E1/E20, MINICUBE2 - IECUBE2, IECUBE Emulators Middleware and drivers Flash programmers · E1/E20, MINICUBE a wide range of flash Programmers | Platforms Available from

Development Environment Lineup

Software development

Debugging/verification

Writing

CubeSuite+ integrated development environment (free evaluation version available)



Full-spec-emulator (IECUBE2)



(IECUBE)



Renesas Flash Programmer flash programmer software (free evaluation version available)



Software package SP850

(Includes project manager, compiler, assembler, and integrated debugger)

> Real-time OS RI850V4, RI850MP **

On-chip debugging emulator (E1)



On-chip debugging emulator (MINICUBE2/MINICUBE) Flash memory programmer (PG-FP5)



Free evaluation versions of software tools to let you get started right away

Evaluation versions of the following products are available free of charge to help you build a V850 development environment. Use these free evaluation versions to get started before embarking on full-scale development work.

Environment

Development

 CubeSuite+ integrated development environment Renesas Flash Programme

Download site for free evaluation versions of software tools

Free Tool DOWNLOAD

http://www.renesas.com/tool_evaluation

Testing evaluation boards

These CPU boards can be used with the E1 or MINICUBE2 on-chip debugging emulator (sold separately) to test the operation of V850 microcontrollers. You can try out all stages of the development process, from software development through test operation on the target system. All pins of the microcontroller are assigned to peripheral port connectors, making it possible to create evaluation circuits using commercially available universal boards.

CPU Board Lineup

http://www.renesas.com/cpu_board



QB-V850ESJG3L-TB



QB-V850ESJG3U-TB Support for USB 2.0 (Host/Function

QB-F14T16-01

The adapter that converts the 14-pin/2.54 mm pitch connector of the E1 user I/F cable to the MINICUBE2-compliant 16-pin/2.54 mm pitch connector. It allows the E1 emulator to be used on a board designed for MINICUBE2.



Integrated Development Environment



Using the intuitive graphical user interface (GUI), operations involving different tools are consistent and easy to master.

An extensive tutorial is provided to help beginning users get up to speed.

Using the tutorial

Anyone can try out CubeSuite+ by simply following the tutorial step by step, from program creation through debugging and programming of the microcontroller.



Customizing the GUI

Customize the work screen by docking, floating, and hiding interface elements freely. There are also settings for modifying the menus and icons. You can tailor the GUI to look and work exactly as you prefer.



Centralized management of detailed settings

The Properties panel brings together all the setting items. You can select individual nodes of the project tree to entering and searching for settings easy.



Project tree following the development sequence

The project tree takes into account the Simply click on a node to move to the corresponding operation.




Easy code generation*

Simply make settings in the GUI to automatically generate program code (device drivers) for microcontroller peripheral functions (timers, UART, A/D converter, etc.). * Some devices are not supported.



A conventional development environment requires you to edit all of the source files first and then build the entire project. This can be very time consuming. CubeSuite+ has a Rapid Build function that automatically starts building each time a source file is modified and saved, resulting in a dramatic reduction in the build time from the developer's perspective



There is also an Action Event function that displays the value of a variable or variables when program execution reaches a specified address. This function allows convenient debugging, making it possible to access the variable name display function simply by right-clicking and without the need to spend time on additional builds.

Useful visual feedback and ability to search

A convenient listing makes it easy to check information on functions and variables. Graphical displays simplify tracking of variable values and confirming ratios of execution times among functions. Other useful extended functions include a Function Call Graph feature that displays function call relationships, making it possible to check which function called another function, and a Python Console function that makes it possible to write scripts to perform repetitive tasks, such as the operations associated with downloading programs to the microcontroller or operations following breaks

Effective utilization of development resources

Customers can reuse existing development resources by migrating them to CubeSuite+



Easy backup

The powerful backup function allows saving and restoring of complete projects and associated tool settings

Software Products

µITRON specification real-time OS (RI850V4, RI850MP)

- Comply with µITRON specifications.
- Support power management function.
- Enable embedding of required functions only (selection of system calls to be used).
- Works with CubeSuite+ integrated development environment.
- Support application operation analysis through system performance analyzer (AZ).

Supported microcontrollers		V8	50	V850E2M dual-core	
Product name		RI850V4	RX850V4	RI850MP**	
µITRON specification version		4	.0	4.0	
Timer	Max. tasks	255		1023	
control	Task priority levels	31		31	
Service calls		132		67	
Kernel ROM size		Approx. 6 KB to 20 KB		_	
Kernel RAM	Data	32 b	ytes	64 bytes	
per task	Stack	128	oytes	136 bytes	
Task switching time (task wake-up time using wup_tsk)		16 µs (V850E/ on-chip		1.68 µs (V850E2/MN4@200MHz)	
				★★: Under development	

OSEK/VDX compliant OS (RX-OSEK850)

Features

Kernel

Compliant with OSEK/VDX OS Ver. 2.2.3 specifications Supports 4 conformance classes: BCC1, BCC2, ECC1, and ECC2.

Configurator allowing easy system information creation provided as standard.

- Configuration files support formats compatible with OIL Ver. 2.5.
- Task debugger (RD-OSEK850) Task debugger effective for application debugging using RX-OSEK850 provided as standard.
- System performance analyzer (AZ-OSEK850) System performance analyzer for the RX-OSEK850 provided as



Linked operation of CubeSuite+ integrated development environment and RI850V4 or RI78V4 real-time OS

Efficient development using convenient functions linked to CubeSuite+ integrated development environment

- Automatic setting of options required to build the OS.
- Displays OS management objects such as tasks and semaphores.
- Issues service calls for launching debugger tasks, setting event flags, etc.
- Graphical display of task operation history and service call issue history (System Performance Analyzer).




Illustration of linked function screens with CubeSuite+ integrated development environment

Applilet


Applilet is a tool that lets you automatically generate software (device drivers) for microcontroller peripheral functions (clocks, timers, serial interfaces, A/D converters, DMA controllers, etc.) by entering settings via a graphical user interface (GUI).

Easy-to-understand GUI

Entering microcontroller peripheral function settings is as simple as pointing and clicking with the mouse. The setting process is intuitive, easy-to-understand, and elegant. Operation is simple enough for beginners, while providing finegrained control for advanced users. Applilet is designed to reconcile these two seemingly contradictory goals.

Outputs C source code

Applilet generates device drivers as C source code. This makes it possible even for beginning users of microcontrollers to see at a glance the purpose of individual settings or processes. Of course it is only necessary to examine the source code when you need to analyze microcontroller setting methods in detail.



Product Name	Target Microcontroller		
Applilet3 for V850ES_Jx3	V850ES/Jx3		
Applilet3 for V850ES_Jx3-E	V850ES_Jx3-E		
Applilet3 for V850ES_Jx3-H	V850ES_Jx3-H		
Applilet3 for V850ES_Jx3-L	V850ES/Jx3-L		
Applilet3 for V850ES_Sx3-H	V850ES/Sx3-H		
Applilet2 for V850ESFx3	V850ES/Fx3		
Applilet2 for V850ESSx3	V850FS/Sx3		

Emulator






An affordably priced model that doubles as a flash programmer and provides basic debugging functions including on-chip trace.

■ Features

- Low-priced emulator with basic debugging functions
- Easer to set up than in-circuit emulators using socket connections
- Ideal for evaluating analog functions such as A/D and D/A conversion characteristics
- $\ensuremath{\bullet}$ Elegant graphical user interface (GUI) designed for flexibility and ease of use
- A hot plug-in function is under development that will allow connection of the emulator while a program is running. (A hot plug adapter, sold separately, is required.)
- Outer case made from environmentally friendly polylactide, a plant-based polymer



MINICUBE2



On-chip debugging emulator with programmer function

Features

- Smallest size in the industry, saves space.
 The compact dimensions are the smallest in the industry:
 48 × 48 × 13.9 mm.
- Economical, affordable price
 The affordable price helps keep down development and mass production equipment costs.
- Also available from retailers other than Renesas agents. For details, visit http://japan.renesas.com/tool_retailer.

Center LED changes color to match the device and operating mode.






Blue Indicates startup in V850 microcontroller debugging mode

When the MINICUBE2 is connected only to the USB port of a PC and 15 seconds elapses it enters illumination mode.


The colors shown are examples. There are additional illumination and flashing patterns other than those described above.

System configuration example Microcontroller Target system Target cable Target cable Target cable MINICUBE2 PC Note: Renesas software such as debuggers, USB drivers, and device files can be downloaded from the Renesas Electronics Web site.

■ IECUBE2



IECUBE



 38

Flash Memory Programmers

Renesas Electronics flash memory programmers

Features

- ◆ Can be used to write to all Renesas Electronics microcontrollers with internal flash memory.
- ◆ Many code storing features. (Up to eight types of codes and microcontroller information can be retained.)
- ◆ Device-specific information required for writing can be automatically set by using parameter files.
- ♦ Supports both on-board programming and program adapter (FA Series of Naito Densei Machida Mfg. Co., Ltd.) programming.
- ◆ Small, space-saving button layout with excellent operability.
- ◆ Can be manipulated in stand-alone mode or by a dedicated application on Windows™.
- ♦ Can be controled automatically from an external source because the PG-FP5 is compatible with communication commands.
- ♦ Supports remote interface features that allow an external system to manipulate and check writing and OK/ERROR indication.

Web site: http://www.renesas.com/products/tools/flash_prom_programming/ flash_programmers/pg_fp5/pg_fp5_tools_product_landing.jsp

Visit this page for details on supported microcontrollers.



€1

Features

- ♦ Easy connection, allows connection to and programming of a V850 mounted
- ♦ Can also be used with Renesas microcontrollers other than the V850.
- ♦ USB connection, no additional power supply needed.
- ♦ Also supports on-chip debugging.
- ♦ Low cost, compact, lightweight
- ♦ Environmentally friendly. All materials, from parts to packaging, are RoHS

Visit the following Web page for details of the E1 emulator: http://renesas.com/e1

The E20 emulator provides the same programming functions as the E1 emulator. Visit the following Web page for details of the E20 emulator:

http://www.renesas.com/_full_product_info_/products/tools/emulation_ debugging/onchip_debuggers/e1/e1_tools_product_landing.jsp



● MINICUBE2

Target Devices V850 microcontrollers

- ♦ Supports both on-chip debugging and flash programming.
- ♦ Supports 8-bit to 32-bit single power supply flash memory versions.
- ♦ USB support through host machine interface.
- ♦ Enables writing via a microcontroller UART and CSI-HS.
- ◆ Supports both on-board programming and program adapter (FA Series of Naito Densei Machida Mfg. Co., Ltd.) programming.
- ♦ All controls are operated from a host machine-dedicated GUI.
- ♦ Use of host machine USB power supply eliminates the need for a power supply adapter to be connected to the programmer.
- ◆ Low-cost, compact and light.

See the following website for details:

http://www2.renesas.com/micro/en/development/asia/minicube2/minicube2.html



Partner flash memory programmers (1/2)

● AF9723B

Manufacturer/Distributor Flash Support Group, Inc.

Target Devices V850 microcontrollers

- ♦ Gang programmer with support for 256 Kb to 1 Gb (64 Mb standard).
- ♦ Also provides AF9850 ISB interface functionality, allowing high-speed downloading of master data.
- ♦ Ultrahigh-speed data writing at 2 Mb/sec. (when used with 9845).
- ◆ CE mark support.
- ♦ Supports flash devices, microcontrollers, and a variety of semiconductor card media by changing units.
- ◆ Custom units can be developed quickly.

Contact information

Tel: +81-53-459-1050 Fax: +81-53-455-6020

E-mail: SALES@i-fsq.co.ip

Web site: http://www.hokutoelectronic.com/



● FlashPRO5 FL-PR5

Manufacturer/Distributor Naito Densei Machida Mfg. Co.

Target Devices V850 microcontrollers

Features

- ♦ Can be used to write to all Renesas Electronics microcontrollers with internal flash memory.
- ♦ Many code-storing features. (Up to eight types of codes and microcontroller information can be retained.)
- ♦ Device-specific information required for writing can be automatically set by using parameter files.
- ◆ Supports both on-board programming and program adapter programming.
- Small, space-saving button layout with excellent operability.
- ◆ Can be manipulated in stand-alone mode or by a dedicated Windows application.
- ♦ Can be controlled automatically from an external source because the FL-PR5 is compatible with communication commands.
- ♦ Supports remote interface features that allow an external system to manipulate and check writing and OK/ERROR indication.

Contact information

TEL: +81-42-750-4172 FAX: +81-42-750-4183

Email: info@ndk-m.co.jp

Website: http://www.ndk-m.co.jp/asmis/eng/index.html



● FlashproHyper FL-PR5-HP-A

Manufacturer/Distributor Naito Densei Machida Mfg. Co.

Target Devices V850 microcontrollers

- ♦ PC-less operation: Standalone specification that requires no PC on-site.
- ♦ USB memory support: Easy program management and programming history management with USB memory support.
- ♦ Gang programmer function: Adding external FL-PR5 units enables programming of up to eight devices simultaneously.
- ◆ LCD touch panel: 6.5-inch LCD display with touch panel input provides enhanced ease of use.
- ♦ Same programming functions as the FL-PR5: The well-established FL-PR5 is used as the programming unit, providing excellent performance and reliability.

Contact information

TEL: +81-42-750-4172 FAX: +81-42-750-4183

Email: info@ndk-m.co.jp

Website: http://www.ndk-m.co.jp/asmis/eng/index.html



Partner flash memory programmers (2/2)

NET IMPRESS series

Manufacturer/Distributor Yokogawa Digital Computer Corporation Target Devices* V850 microcontrollers

- ♦ Enables high-speed on-board programming of on-chip/external flash memory (up to 5 Mbps).
- ◆ Programming conditions for voluminous data and multiple devices (100 or more devices) can be saved, enabling instantaneous switching.
- ♦ Includes a model with a CAN interface for automotive applications
- ♦ Can be used on a stand-alone basis or remotely controlled from a computer (Windows OS).
- ♦ Interface for external switch activation or PASS/ERROR signal output provided as standard.
- Applications provided based on proven manufacturing line performance.

Extensive customer support (domestic and international).

Contact information

TEL: U.S.A. +1-770-253-7000 (Yokogawa Corporation of America) +49-721-9628-0 (Hitex Development Tools GmbH) Germany +33-1-43-41-06-37 (Ashling Microsystems Ltd.) Korea +82-2-551-0660 (Yokogawa Measuring Instruments Korea Corp.) China +86-10-8522-1699 (Yokogawa Shanghai Trading Co., Ltd.) +91-80-4158-6000 (Yokogawa India Ltd.) India

Other Asia +65-6241-9933 (Yokogawa Engineering Asia Pte. Ltd.) Other Countries +81-422-52-5606 (Yokogawa Digital Computer Corporation)

+1-770-251-6427 (Yokogawa Corporation of America) FAX: U.S.A. Germany +49-721-9628-149 (Hitex Development Tools GmbH) France, UK +353-61-334477 (Ashling Microsystems Ltd.)

+82-2-551-0665 (Yokogawa Measuring Instruments Korea Corp.) Korea



China +86-10-8522-1677 (Yokogawa Shanghai Trading Co., Ltd.) +91-80-2852-0625 (Yokogawa India Ltd.) India +65-6241-2606 (Yokogawa Engineering Asia Pte. Ltd.) Other Asia Other Countries +81-422-52-4499 (Yokogawa Digital Computer Corporation)

Email: info-impress@vokogawa-digital.com Website: http://www.vokogawa-digital.com/en/

■ Flash programming system Y3000-8

Manufacturer/Distributor Wave Technology Co., Ltd.

Target Devices* V850 microcontrollers

Features


- ♦ Realizes close to device capacity processing speed.
- Processes verify cycles four times faster than conventional programmers. ◆ PASS/FAIL results, checksum values, and task count displayed on computer
- screen in viewer-friendly color to improve operability and reduce errors. • Standardized basic algorithms and socket board enable use in a range of
- environments, from development to mass production.

Contact information

TEL: +81-3-5452-3101 FAX: +81-3-5452-3102

Email: sales.support@wavetechnology.co.jp

Website: http://www.wavetechnology.co.jp/en/index.html



StickWriter

Manufacturer/Distributor TESSERA Technology Inc.

Target Devices* V850 microcontrollers

Features

- ◆ Programmer for flash memory microcontrollers with single power supply enables development and mass production regardless of location.
- ◆ Compact size that can directly be connected to a USB connector.
- ♦ Can be written on stand-alone basis by supplying power to the target board. ◆ High-speed download of 1 MB hex file within about 10 seconds.
- ♦ Board with wirings for flash programming eliminates need for wiring

Contact information

TEL: +81-44-271-7533 FAX: +81-44-271-7534 Website: http://www.tessera.co.jp/eng/

Stick GANG Writer

Manufacturer/Distributor TESSERA Technology Inc.

Target Devices* V850 microcontrollers


Features

- ♦ GANG type programmer using StickWriter as a writing module.
- ♦ Internal flash memory that can store up to eight files.
- ♦ New devices can be supported by replacing the dedicated adapter board.
- Stand-alone writing that does not need a computer.
- ◆ AC adapter supporting AC 240 V can also be used outside of Japan.

Contact information

TEL: +81-44-271-7533 FAX: +81-44-271-7534

Website: http://www.tessera.co.jp/eng/







* Be sure to check the Renesas Electronics website for the latest news and details related to target devices. Check with related manufacturers for applicability to mass-produced lines

Mass production support environment for your needs.

Programming by the customer (You can select the mass production method with the largest merit, according to delivery time or mass production quantity.)





Flexible support for small-volume programming and short delivery time

■ The following programming service partners support microcontrollers manufactured by Renesas Electronics.




Programmed products (Renesas Electronics)





93



Development Environment

Development Tools

V850 Development environment

				Integrated			Flash memory programming tools	
Application	MCU	CPU board*1	Real-time OS	development environment*3	On-chip debugging emulator*4	Full-spec emulator*5	Flash programmer software*7	Flash memory programmer*8
	V850ES/Hx3	QB-V850ESHG3-TB						
	V850ES/Jx3	QB-V850ESJJ3-TB		CubeSuite+				PG-FP5 or E1/E20
	V850ES/Jx3-L	QB-V850ESJG3L-TB			E1/E20	IECUBE	RFP	
	V850ES/Jx3-H	QB-V850ESJG3U-TB	RI850V4		E1/E20		TW F	
	V850ES/Jx3-U	QB-V850ESJG3U-TB						
	V850ES/Jx3-E	QB-V850ESJJ3E-TB						
	V850ES/ST2	-		SP850	-	IE-V850ES-G1* ⁶ IE-703220-G1-EM1* ⁶	-	-
	V850E2/MN4	QB-V850E2MN4DUAL-TB	RI850V4 and RI850MP*2	CubeSuite+	E1/E20	-	RFP**	**
	V850E2/ML4	***		CubeSuite+**	E1/E20**			
	V850E/MA3	-		CubeSuite+	E1/E20	IECUBE	RFP	PG-FP5 or E1/E20
General-	V850E/ME2	ME2 –		SP850	MINICUBE	_	_	_
purpose	V850E2/ME3	-		37 650	WIINIOOBL			
	V850E/IG4 V850E/IH4	QB-V850EIH4H-TB						
	V850E/IG4-H V850E/IH4-H QB-V850EIH4H-TB							PG-FP5 or
	V850E/IF3	QB-V850EIG3-TB		CubeSuite+	E1/E20	IECUBE	RFP	E1/E20
	V850E/IG3	QB-V850EIG3-TB						
	V850E/IA4	-						
	V850E/IA3	-						
	V850E/IA2	_		SP850	_	IE-V850E-MC* ⁶ IE-703114-MC-EM1* ⁶	_	PG-FP5
	V850E/IA1	-				IE-V850E-MC* ⁶ IE-703116-MC-EM1* ⁶		
	V850ES/IK1	-		CubeSuite+	E1/E20		RFP E	PG-FP5 or
	V850ES/IE2	QB-V850ESIE2-TB			LI/LZU	IECUBE		E1/E20
	V850E/Dx3	-	RI850V4	SP850	MINICUBE2 or MINICUBE		QBP	PG-FP5 orMINICUBE2
	V850E2/Fx4	_		CubeSuite+	E1/E20		RFP	PG-FP5 or E1/E20
	V850E2/Fx4-L	-		CubeSuite+**	E1/E20**	IECUBE2	RFP**	**
	V850E2/Fx4-H	-						PG-FP5 or
	V850E2/FK4-G	-						
	V850E2/Fx4-M	-					RFP	
	V850ES/Fx3	-						E1/E20
Automotive	V850ES/Fx3-L	_				IECUBE		
	V850ES/Fx2	-						
	V850E2/Sx4-H	-		CubeSuite+	E1/E20	IECUBE2	RFP**	PG-FP5
	V850ES/Sx3	-				IECUBE		
	V850E/Sx3-H	-						PG-FP5 or E1/E20
	V850ES/SJ2	-					RFP	
	V850ES/SG2	-						
	V850ES/SJ2-H	_						
	V850ES/SG2-H	_						
	V850ES/SG1	conversion adapter (sold separa					-	-

- *1. The QB-F14T16-01 14-pin/16-pin conversion adapter (sold separately) is required to connect the CPU board and E1/E20 emulator.
- *2. RI850MP is for the dual-core V850E2M.
- *3. The CubeSuite+ integrated development environment V850 license pack product is available in two versions: the R0C08500QSW01D with install media and the R0C08500QSW01N without install media. A free evaluation version is available for download from the Renesas Electronics Web site. Software tool free evaluation versions: http://japan.renesas.com/tool_evaluation
- *4. The debugging functions of the E1 and E20 on-chip debugging emulators are identical.
- *5. Refer to the following Web pages for information on connecting the IECUBE and IECUBE2 to the target.

IECUBE: http://iapan.renesas.com/iecube IECUBE2: http://iapan.renesas.com/iecube2

- *6. This product is no longer available for sale, but it is still supported.
- *7. RFP stands for Renesas Flash Programmer. A free evaluation version is available for download from the Renesas Electronics Web site. Software tool free evaluation versions: http://japan.renesas.com/tool_
- *8. The E1 and E20 on-chip debugging emulators also provide programming functionality. The programming functions of the E1 and E20 are identical
- ** Under developmen
- *** Under study

Information on Renesas Partners

● The alliance of Renesas partners comprises more than 700 companies worldwide.

Renesas Electronics and our more than 700 alliance partners worldwide are working together to provide customers with the tools and services they need to develop outstanding products.

General Web page for information on Renesas partners: http://renesas.com/partners

Renesas microcontroller customers

- View information on partner companies arranged by product and service.
- Search for partner companies by supported Renesas microcontroller, arranged by company name or product type.
- View a listing of partner companies in Japan and overseas.

Tool vendor partners

- Tool vendor partners can register online.
- Registered partners can log in to their accounts and update information.



Listing of V850 partners

■ IDE/Compilers/Code generators

Accurate Technologies CATS CO..LTD. CriticalBlue

dSPACE GmbH

Gaio Technology Co., Ltd. Green Hills Software IAR Systems

MathWorks Red Hat, Inc.

Ubiquitous Corporation Vector Informatik GmbH

■ Co-verification

Corporation

Accurate Technologies ETAS GmbH Gaio Technology Co., Ltd. IAR Systems Vector Informatik GmbH Yokogawa Digital Computer

■ OS

EB (Elektrobit) FTAS GmbH Green Hills Software SEGGER Microcontroller Vector Informatik GmbH

■ Middleware/Drivers/Softaware IP

Aplix Corporation E-Globaledge Corporation eSOL Co., Ltd. Kyoto Software Research, Inc. Mentor Graphics Corporation **Ubiquitous Corporation** Vector Informatik GmbH

■ Emulators and related emulation tools

Yokogawa Digital Computer

ETAS GmbH Green Hills Software iSYSTEM AG Lauterbach Tokyo Eletech Corporation

Corporation

■ Starter kits/Evaluation borads Platforms

Sophia Systems Co., Ltd. Vector Informatik GmbH Yokogawa Digital Computer Corporation

■ Programmers

Flash Support Group, Inc. Hokuto Denshi Co.,Ltd. Tokyo Eletech Corporation Vector Informatik GmbH WaveTechnology Co., Ltd. Yokogawa Digital Computer Corporation

Information Availability

V850 Website

Information about V850 microcontrollers and the V850 microcontroller development environment can be found at the Renesas Electronics Microcontrollers Website.

http://www2renesas.com/mfcro/en/promotion/allilash/

Product Lineup

- Products are categorized according to bit count and application, enabling direct access to the product you need.
- A variety of information can be accessed, including product features, product lineups, documents and related information.

Design Support

- The website provides a range of helpful information for designers, including sample programs and characteristics data.
- The extensive FAQ helps with troubleshooting and offers useful design hints.

Development Tools Download

V850 microcontroller development tools can be downloaded from this area. Customers who are registered users can receive upgrade information by email.

http://www2.renesas.com/micro/en/ods/index.html



MEMO

-

97

MEMO

Caution Products in this document use SuperFlash® under license from Silicon Storage Technology, Inc.

Applilet is a registered trademark of Renesas Electronics Corporation in Japan, Germany, Hong Kong, the People's Republic of China, the Republic of Korea, the United Kingdom, and the United States of America.

IECUBE is a registered trademark of Renesas Electronics Corporation in Japan and Germany.

MINICUBE is a registered trademark of Renesas Electronics Corporation in Japan, Germany, and the United States of America.

PFESiP is a registered trademark of Renesas Electronics Corporation in Japan, Germany, and United Kingdom.

CubeSuite is a trademark of Renesas Electronics Corporation in Japan, China, and Germany.

EEPROM, IEBus, and VR are trademarks of Renesas Electronics Corporation.

MascotCapsule is a trademark of HI Corporation in Japan.

MIPS is a registered trademark of MIPS Technologies, Inc. in the United States.

ZigBee is a registered trademark of ZigBee Alliance in several countries including the United States and Japan.

Windows is a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

JAVA and all trademarks and logos related to JAVA are either registered trademarks or trademarks of Sun Microsystems. Inc. in

JAVA and all trademarks and logos related to JAVA are either registered trademarks or trademarks of Sun Microsystems, Inc. in the United States and/or other countries.

GoFast is a registered trademark of Lantronix Corporation in the United States and/or other countries.

TRON is an abbreviation of The Real-time Operating system Nucleus.

ITRON is an abbreviation of Industrial TRON.

µITRON is an abbreviation of Micro Industrial TRON.

TRON, ITRON, and µITRON do not refer to specific products or product groups.

All other marks or trademarks in this document are the property of their respective holders.

Renesas Electronics Corporation Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas
- Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information be disclosed by Renesas Electronics such as that disclosed through our website.

 Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other any patents, copyrights or other intellectual property rights of Renesas Electronics or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- You should not alter, modify, copy, or ornerwise misappropriate any Henesas Electronics product, whether in whole or in part.

 Descriptions of circuits, software and other related information in this document are provided only to fillustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, or information.

 When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is probability and the products and technology and products are required by such laws and regulations. prohibited under any applicable domestic or foreign laws or regulations.
- prohibited under any applicable domestic or foreign laws or regulations.

 Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.

 Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" or or which the renewable for any application categorized as "Specific" or or which the renewable for any application categorized as "Specific" or or which the renewable for any application categorized as "Specific" or or which the renewable for any application categorized as "Specific" or or which the renduct is not intended where you have failed to obtain the prior written consent of Renesas Electronics.

 The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

 "Standard":

 Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic and indication and present and indindication and present and indication and present and indication a
- Standard: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment, more electronic applicances; macrine tools; personal electronic equipment; and industrial robots.

 "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

 "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

 You should use the Renease Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the
- range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics nedeavors to improve the quality and reliability of its products seven to the product shall be a second to the contracteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of the failure of the failure of use hereass Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

 1. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.

 2. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited

Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China

Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd.

13F, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd. Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.

11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141