Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SH7080/SH7146/SH7125/SH7200 Series

Interrupt Skipping Function

Introduction

This application note discusses the interrupt skipping function of the MTU2 and MTU2S. With the interrupt skipping function, channel 3 compare-match interrupts and channel 4 underflow interrupts can be skipped seven times at maximum in complementary PWM mode.

Target Device

- Microcomputer: SH7085 (R5F7085)
- Operating frequency: Internal clock 80 MHz Bus clock 40 MHz Peripheral clock 40 MHz MTU2 clock 40 MHz MTU2S clock 80 MHz
 C compiler: Ver. 7.1.04 of Renesas C compiler

Contents

| 1. | Specifications | 2 |
|----|-------------------------------------|----|
| 2. | Description of Functions | 3 |
| 3. | Description of Operation | 5 |
| 4. | Description of Software | 7 |
| 5. | Flowchart | 15 |
| 6. | Website and Customer Support Center | 17 |



1. Specifications

- (1) In this sample task, operation is carried out using the MTU2.
- (2) Three-phase complementary PWM waveforms including dead time are output, and toggle output synchronized with the PWM period is output from the TIOC3A pin. (For details, refer to the application note entitled "Three-Phase Complementary PWM Output".)
- (3) Compare-match interrupts (TGIA_3) on channel 3 (ch3) are enabled, and underflow interrupts (TCIV_4) on channel 4 (ch4) are disabled.
- (4) The interrupt skipping function skips compare-match interrupts (TGIA_3) on channel 3 twice.
- (5) Transfers from buffer register to temporary registers are controlled to take place in conjunction with interrupt skipping.
- Note: The interrupt skipping function is only available in complementary PWM mode (channels 3 and 4). The settings and operation are the same when the MTU2S is used.



Figure 1 Skipping of Compare-Match Interrupts



2. Description of Functions

The interrupt skipping function can be used only in complementary PWM mode. In this sample task, channel 3 (ch3) and channel 4 (ch4) of the MTU2 are used to produce complementary PWM waveform output, and the compare-match interrupts (TGIA_3) are skipped in this process.

Figure 2 shows a block diagram of the MTU2 (ch3 and ch4) when the interrupt skipping function is used, with an explanation of the function noted below.



Figure 2 Block Diagram of MTU2 (ch3 and ch4) When Interrupt Skipping Function is Used

RENESAS

- The timer general register A_3 (TGRA_3) operates as a compare register. A value that corresponds to half the PWM pulse period should be set in TGRA_3. To change the setting value during timer operation, a new value should be set in the timer general register C_3 (TRGC_3).
- The timer general register B_3 (TGRB_3) operates as a compare register. The duty cycle of the PWM waveforms output from the TIOC3B and TIOC3D pins should be set in TGRB_3. To change the setting value during timer operation, a new value should be set to the timer general register D_3 (TRGD_3).
- The timer general register C_3 (TGRC_3) operates as the buffer register for TGRA_3. While the timer is operating, the TGRC_3 value is reflected to TGRA_3.
- The timer general register D_3 (TGRD_3) operates as the buffer register for TGRB_3. If the value of TGRD_3 is changed during timer operation, a new value will be transferred to the temporary register 1 (TEMP1) and reflected to TGRB_3.
- The timer general register A_4 (TGRA_4) operates as a compare register. The duty cycle of the PWM waveforms output from the TIOC4A and TIOC4C pins should be set in TGRA_4. To change the setting value during timer operation, a new value should be set in the timer general register C_4 (TRGC_4).
- The timer general register B_4 (TGRB_4) operates as a compare register. The duty cycle of the PWM waveforms output from the TIOC4B and TIOC4D pins should be set in TGRB_4. To change the setting value during timer operation, a new value should be set in the timer general register D_4 (TRGD_4).
- The timer general register C_4 (TGRC_4) operates as the buffer register for TGRA_4. While the timer is operating, the TGRC_4 value is reflected to TGRA_4.
- The timer general register D_4 (TGRD_4) operates as the buffer register for TGRB_4. While the timer is operating, the TGRD_4 value is reflected to TGRB_4.
- The temporary registers 1 to 3 (TEMP1 to TEMP3) are located between the buffer registers and compare registers. Data written to the buffer register is transferred to the corresponding temporary register, and then transferred to the compare register. The temporary registers cannot be accessed from the CPU.
- The timer counter_3 (TCNT_3) is a 16-bit readable/writable counter. TCNT_3 counts downward after a comparematch with TGRA_3, and counts upward after a compare-match with the timer dead time data register (TDDR).
- The timer counter_4 (TCNT_4) is a 16-bit readable/writable counter. TCNT_4 counts downward after a comparematch with the timer cycle data register (TCDR), and counts upward after it reaches H'0000.
- The timer dead time data register (TDDR) is a 16-bit readable/writable register. Dead time of PWM waveforms should be set in TDDR.
- The timer cycle data register (TCDR) is a 16-bit readable/writable register. A value that corresponds to half the PWM carrier period should be set in TCDR.
- The timer cycle buffer register (TCBR) operates as the buffer register for TCDR. While the timer is operating, the TCBR value is reflected to TCDR.
- The timer interrupt skipping control register (TITCR) enables/disables skipping of interrupts. The number of times interrupts will be skipped is set in TITCR. TCNT_3 compare-match interrupts (TGIA_3) and TCNT_4 underflow interrupts (TCIV_4) can be skipped up to seven times in complementary PWM mode.
- The timer interrupt skipping counter (TITCNT) counts the number of times compare-match interrupts are skipped. TITCNT is cleared when its value matches the TITCR setting value.
- The timer buffer transfer setting register (TBTER) specifies whether or not data transfer from a buffer register to a temporary register is suppressed. When transfer is not suppressed, it also sets whether or not transfer operation is linked with the interrupt skipping function.



3. Description of Operation

3.1 Skipping of Compare-Match Interrupts

Figure 3 explains how the interrupt skipping operation works.

In this sample task, generation of compare-match interrupts (TGIA_3) is suppressed twice. When a compare-match interrupt is generated, the duty cycle of the complementary PWM waveform is updated.

TITCNT counts the number of times that compare-match interrupts are skipped (canceled). When the compare-match interrupts have been skipped the specified number of times, TITCNT is automatically cleared on generation of the next compare-match interrupt.





3.2 Buffer Transfer Control Linked with Interrupt Skipping

Figure 4 explains the operation taking place when transfers from the buffer registers to the temporary registers are linked with interrupt skipping. Table 1 explains the hardware and software involved.

Transfers from the buffer registers to the temporary registers are carried out during the time that TITCNT is 0. For transfers from the temporary registers to the compare registers, data are transferred from the temporary registers to the compare registers at the crests and troughs, regardless of whether or not buffer transfer is enabled.





Table 1 Software and Hardware Processing

| | Software Processing | Hardware Processing |
|--------------|-------------------------------------|---|
| Processing 1 | Update data in the buffer register. | Generate a compare-match interrupt.Clear TITCNT. |
| Processing 2 | | Transfer buffer register data to the temporary register. |
| Processing 3 | | Transfer temporary register data to the compare register. |
| Processing 4 | | Mask compare-match interrupts. Increment TITCNT. Suppress data transfer from buffer register to temporary register. |



4. Description of Software

4.1 Modules

Table 2 describes the modules of this sample task.

Table 2 Description of Modules

| Module Name | Label Name | Functions |
|---|-------------|---|
| Main routine | main() | Makes initial settings of MTU2 and starts the timer counters. |
| TGRA_3 compare-match interrupt routine | int_tgia3() | Changes the duty cycle of the PWM waveforms. |

4.2 Internal Registers

Tables 3 shows the registers used in this sample task. Note that the settings in the tables are the values used in this sample task and are different from the initial values.

| Register | Bit | Bit Name | Function | Setting |
|----------|-----|----------|---|---------|
| FRQCR | | | Frequency Control Register | H'0241 |
| | | | Specifies the ratios for dividing the output frequency of the | |
| | | | PLL circuit to generate operating clocks. | |
| | | | FRQCR = H'0241 sets the division ratios as follows. | |
| | | | Internal clock: ×1 Bus clock: ×1/2 Peripheral clock: ×1/2 | |
| | | | MTU2S clock: ×1 MTU2 clock: ×1/2 | |
| STBCR4 | | | Standby Control Register 4 | H'BF |
| | 6 | MSTP22 | Module Stop bit 22 | 0 |
| | | | Clock is supplied to MTU2 when MSTP22 = b'0. | |
| IPRE | | | Interrupt Priority Register E | H'00F0 |
| | | | Sets the interrupt level of MPU2 to 15. | |
| PECRL3 | | | Port E Control Register L3 | H'1011 |
| | 15 | | Reserved | 0 |
| | 14 | PE11MD2 | PE11 Mode | 0 |
| | 13 | PE11MD1 | Select TIOC3D as the pin function when PE11MD2 to | 0 |
| | 12 | PE11MD0 | PE11MD0 = b'001. | 1 |
| | 11 | | Reserved | 0 |
| | 10 | PE10MD2 | PE10 Mode | 0 |
| | 9 | PE10MD1 | Select PE10 (general I/O) as the pin function when | 0 |
| | 8 | PE10MD0 | PE10MD2 to PE10MD0 = b'000 | 0 |

Table 3 Description of Internal Registers

RENESAS

| Register | Bit | Bit Name | Function | Setting |
|----------|-----|----------|---|---------|
| PECRL3 | 7 | | Reserved | 0 |
| | 6 | PE9MD2 | PE9 Mode | 0 |
| | 5 | PE9MD1 | Select TIOC3B as the pin function when PE9MD2 to | 0 |
| | 4 | PE9MD0 | PE9MD0 = b'001. | 1 |
| | 3 | | Reserved | 0 |
| | 2 | PE8MD2 | PE8 Mode | 0 |
| | 1 | PE8MD1 | Select TIOC3A as the pin function when PE8MD2 to | 0 |
| | 0 | PE8MD0 | PE8MD0 = b'001. | 1 |
| PECRL4 | | | Port E Control Register L4 | H'1111 |
| | 15 | | Reserved | 0 |
| | 14 | PE15MD2 | PE15 Mode | 0 |
| | 13 | PE15MD1 | Selects TIOC4D as the pin function when PE15MD2 to | 0 |
| | 12 | PE15MD0 | PE15MD0 = b'001. | 1 |
| | 11 | | Reserved | 0 |
| | 10 | PE14MD2 | PE14 Mode | 0 |
| | 9 | PE14MD1 | Selects TIOC4C as the pin function when PE14MD2 to | 0 |
| | 8 | PE14MD0 | PE14MD0 = b'001. | 1 |
| | 7 | | Reserved | 0 |
| | 6 | | Reserved | 0 |
| | 5 | PE13MD1 | PE13 Mode | 0 |
| | 4 | PE13MD0 | Selects TIOC4B as the pin function when PE13MD1 and PE13MD0 = b'01. | 1 |
| | 3 | | Reserved | 0 |
| | 2 | PE12MD2 | PE12 Mode | 0 |
| | 1 | PE12MD1 | Selects TIOC4A as the pin function when PE12MD2 to | 0 |
| | 0 | PE12MD0 | PE12MD0 = b'001. | 1 |
| TCR_3 | | | Timer Control Register_3 | H'01 |
| | 7 | CCLR2 | Counter Clear 2,1,0 | 0 |
| | 6 | CCLR1 | Disables clearing of TCNT_3 when CCLR2 to CCLR0 = | 0 |
| | 5 | CCLR0 | b'000. | 0 |
| | 4 | CKEG1 | Clock Edge 1,0 | 0 |
| | 3 | CKEG0 | When CKEG1 and CKEG0 = b'00, TCNT_3 counts rising edges of the internal clock. | 0 |
| | 2 | TPSC2 | Timer Prescaler 2,1,0 | 0 |
| | 1 | TPSC1 | When TPSC2 to TPSC0 = b'001, the clock source for | 0 |
| | 0 | TPSC0 | TCNT_3 is MP _{\$\phi} /4. | 1 |

RENESAS

| Register | Bit | Bit Name | Function | Setting |
|----------|-----|----------|--|------------|
| TCR_4 | | | Timer Control Register_4 | H'01 |
| | 7 | CCLR2 | Counter Clear 2, 1, 0 | 0 |
| | 6 | CCLR1 | Disables clearing of TCNT_4 when CCLR2 to CCLR0 = | 0 |
| | 5 | CCLR0 | b'000. | 0 |
| | 4 | CKEG1 | Clock Edge 1,0 | 0 |
| | 3 | CKEG0 | When CKEG1 and CKEG0 = b'00, TCNT_4 counts rising edges of the internal clock. | 0 |
| | 2 | TPSC2 | Timer Prescaler 2, 1, 0 | 0 |
| | 1 | TPSC1 | When TPSC2 to TPSC0 = b'001, the clock source for | 0 |
| | 0 | TPSC0 | TCNT_4 is MP ₀ /4. | 1 |
| TCNT_3 | | | Timer Counter_3 The timer counter for channel 3 The same value as the timer dead time data register | Dead_time |
| TCNT_4 | | | (TDDR) value is set. Timer Counter_4 | H'0000 |
| TCINT_4 | | | The timer counter for channel 4 | П 0000 |
| | | | H'0000 is set. | |
| TGRA 3 | | | Timer General Register A 3 | Pul_cycle |
| | | | TCNT_3 starts counting downward on compare-match with TGRA_3. | r ui_cycle |
| | | | Used to set carrier period / 2 + dead time. | |
| TGRB_3 | | | Timer General Register B_3 Used to set the duty cycle of PWM waveforms output from the TIOC3B and TIOC3D pins. | Pul_duty3d |
| TGRC_3 | | | Timer General Register C_3 Buffer register for TGRA_3 To change the TGRA_3 value during timer operation, a new value should be set in this register. The same value as TGRA_3 is set as the initial value. | Pul_cycle |
| TGRD_3 | | | Timer General Register D_3 Buffer register for TGRB_3 To change the TGRB_3 value during timer operation, a new value should be set in this register. The same value as TGRB_3 is set as the initial value. | Pul_duty3d |
| TGRA_4 | | | Timer General Register A_4 Used to set the duty cycle of PWM waveforms output from the TIOC4A and TIOC4C pins. | Pul_duty4c |
| TGRB_4 | | | Timer General Register B_4 Used to set the duty cycle of PWM waveforms output from the TIOC4B and TIOC4D pins. | Pul_duty4d |



| Register | Bit | Bit Name | Function | Setting |
|----------|-----|----------|---|------------|
| TGRC_4 | | | Timer General Register C_4 | Pul_duty4c |
| | | | Buffer register for TGRA_4 | |
| | | | To change the TGRA_4 value during timer operation, | а |
| | | | new value should be set in this register. | |
| | | | The same value as TGRA_4 is set as the initial value. | |
| TGRD_4 | | | Timer General Register D_4 | Pul_duty4d |
| | | | Buffer register for TGRB_4 | |
| | | | To change the TGRB_4 value during timer operation, | а |
| | | | new value should be set in this register. | |
| | | | The same value as TGRB_4 is set as the initial value. | |
| TDDR | | | Timer Dead Time Data Register | Dead_time |
| | | | Sets the dead time. | |
| TCDR | | | Timer Cycle Data Register | C_cycle |
| | | | Sets half the carrier period. | |
| TCBR | | | Timer Cycle Buffer Register | C_cycle |
| | | | Buffer register for the timer cycle data register | |
| | | | To change the TCDR value during timer operation, a | |
| | | | new value must be set in this register. | |
| TOCR1 | | | Timer Output Control Register 1 | H'40 |
| | 7 | | Reserved | 0 |
| | 6 | PSYE | PWM Synchronous Output Enable | 1 |
| | | | Enables toggle output synchronized with the PWM | |
| | | | period of the PWM pulses on the TIOC3A pin when | |
| | | | PSYE = b'1. | |
| | 5 | | Reserved | 0 |
| | 4 | | Reserved | 0 |
| | 3 | TOCL | TOC Register Write Protect | 0 |
| | | | Enables writing to the TOCS, OLSN and OLSP bits i | n |
| | | | TOCR1 when TOCL = b'0. | |
| | 2 | TOCS | TOC Select | 0 |
| | | | Validates TOCR1 setting when TOCS = b'0. | |
| | 1 | OLSN | Output Level Select N | 0 |
| | | | Selects output level of the negative phase. | |
| | 0 | OLSP | Output Level Select P | 0 |
| | | | Selects output level of the positive phase. | |
| TMDR 3 | | | Timer Mode Register 3 | H'3F |
| _ | 7 | | Reserved | 0 |
| | 6 | BFR | Buffer Operation E | 0 |
| | - | - | Reserved with channel 3. | - |
| | 5 | BFB | Buffer Operation B | 1 |
| | - | | Selects buffer operation of TGRB_3 and TGRD_3 | • |
| | | | when $BFB = b'1$. | |
| | 4 | BFA | Buffer Operation A | 1 |
| | • | | Selects buffer operation of TGRA_3 and TGRC_3 | • |
| | | | when $BFA = b'1$. | |



| Register | Bit | Bit Name | Function | Setting |
|-----------------------------------|-----|------------------------------|--|---------|
| TMDR_3 | 3 | MD3 | Mode 3, 2, 1, 0 | 1 |
| | 2 | MD2 | Sets the timer operating mode. | 1 |
| | 1 | MD1 | When MD3 to MD0 = b'1111, the timer operates in | 1 |
| | 0 | MD0 | complementary PWM mode 3. | 1 |
| TOER Timer Output Enable Register | | Timer Output Enable Register | H'FF | |
| | 7 | | Reserved | 1 |
| | 6 | | Reserved | 1 |
| | 5 | OE4D | Timer Enable TIOC4D | 1 |
| | | | Enables output from the TIOC4D pin when OE4D = b'1. | |
| | 4 | OE4C | Timer Enable TIOC4C | 1 |
| | | | Enables output from the TIOC4C pin when OE4C = b'1. | |
| | 3 | OE3D | Timer Enable TIOC3D | 1 |
| | | | Enables output from the TIOC3D pin when OE3D = b'1. | |
| | 2 | OE4B | Timer Enable TIOC4B | 1 |
| | | | Enables output from the TIOC4B pin when OE4B = b'1. | |
| | 1 | OE4A | Timer Enable TIOC4A | 1 |
| | | | Enables output from the TIOC4A pin when OE4A = b'1. | |
| | 0 | OE3B | Timer Enable TIOC3B | 1 |
| | | | Enables output from the TIOC3B pin when OE3B = b'1. | |
| TIER_3 | | | Timer Interrupt Enable register_3 | H'01 |
| | 7 | TTGE | A/D Conversion Start Request Enable | 0 |
| | | | Disables A/D conversion start request generation by | |
| | | | TGRA when TTGE = b'0. | |
| | 6 | TTGE2 | A/D Conversion Start Request Enable 2 | 0 |
| | | | Reserved with channel 3. | |
| | 5 | TCIEU | Underflow Interrupt Enable | 0 |
| | | | Reserved with channel 3. | |
| | 4 | TCIEV | Overflow Interrupt Enable | 0 |
| | | | Disables interrupt requests by the TCFV flag when | |
| | | | TCIEV = b'0. | |
| | 3 | TGIED | TGR Interrupt Enable D | 0 |
| | | | Disables interrupt requests by the TGFD bit when TGIED = b'0. | |
| | 2 | TGIEC | TGR Interrupt Enable C | 0 |
| | | | Disables interrupt requests by the TGFC bit when TGIEC = $b'0$. | |



| Register | Bit | Bit Name | Function | Setting |
|----------|--------|----------|---|---------|
| TIER_3 | 1 | TGIEB | TGR Interrupt Enable B | 0 |
| | | | Disables interrupt requests by the TGFB bit when TGIEB | |
| | | | = b'0. | |
| | 0 | TGIEA | TGR Interrupt Enable A | 1 |
| | | | Enables interrupt requests by the TGFA bit when TGIEA = | |
| | | | b'1. | |
| TITCR | | | Timer Interrupt Skipping Setting Register | H'A0 |
| | 7 | T3AEN | Enables/disables skipping of TGIA_3 interrupts. | 1 |
| | | | Enables skipping of TGIA_3 interrupts when T3AEN = b'1. | |
| | 6 | 3ACOR2 | Sets the number of times TGIA_3 interrupts will be | 0 |
| | 5 | 3ACOR1 | skipped (0 to 7). | 1 |
| | 4 | 3ACOR0 | Skips twice when 3ACOR2 to 3ACOR0 = b'010. | 0 |
| | 3 | T4VEN | Enables/disables skipping of TCIV_4 interrupts | 0 |
| | | | Disables skipping of TCIV_4 interrupts when T4VEN = | |
| | | | b'0. | |
| | 2 | 4VCOR2 | Sets the number of times TCIV_4 interrupts will be | 0 |
| | 1 | 4VCOR1 | skipped (0 to 7). | 0 |
| | 0 | 4VCOR0 | In this sample task, these bits are invalid because T4VEN | 0 |
| | | | is 0. | |
| TITCNT | | | Timer Interrupt Skipping Counter | H'00 |
| | 7 | | Reserved | 0 |
| | 6 | 3ACNT2 | TGIA_3 interrupt counter for interrupt skipping | 0 |
| | 5 | 3ACNT1 | Incremented by 1 on compare match with TGIA_3 when | 0 |
| | 4 | 3ACNT0 | skipping of TGIA_3 interrupts is enabled. | 0 |
| | | | Cleared when the value of these bits matches the value of | |
| | | | 3VCOR2 to 3VCOR0 in TITCR. | |
| | 3 2 | | Reserved | 0 |
| | 2 | 4VCNT2 | TCIV_4 interrupt counter for interrupt skipping | 0 |
| | 1 | 4VCNT1 | Incremented by 1 on each overflow of TCNT_4 when | 0 |
| | 0 | 4VCNT0 | skipping of TCIV_4 interrupts is enabled. | 0 |
| | | | Cleared when the value of these bits matches the value of | |
| | | | 4VCOR2 to 4VCOR0 in TITCR. | |

RENESAS

| Register | Bit | Bit Name | Function | Setting |
|----------|--------|----------|---|---------|
| TBTER | | | Timer Buffer Transfer Setting Register | H'02 |
| | 7 | | Reserved | 0 |
| | 6 | | Reserved | 0 |
| | 5 | | Reserved | 0 |
| | 4 | | Reserved | 0 |
| | 3 2 | | Reserved | 0 |
| | 2 | | Reserved | 0 |
| | 1 | BTE1 | Controls transfer from the buffer register to the temporary | 1 |
| | 0 | BTE0 | register. | 0 |
| | | | When BTE1 and BTE0 = b'10, data transfers from the | |
| | | | buffer register to the temporary register are linked with | |
| | | | interrupt skipping. | |
| TSTR | | | Timer Start Register | H'C0 |
| | 7 | CTS4 | Counter Start 4 | 1 |
| | | | When CTS4 = b'1, TCNT_4 starts counting. | |
| | 6 | CTS3 | Counter Start 3 | 1 |
| | | | When CTS3 = b'1, TCNT_3 starts counting. | |
| | 5 | | Reserved | 0 |
| | 4 | | | 0 |
| | 3 | | | 0 |
| | 2 | CTS2 | Counter Start 2 | 0 |
| | | | When CTS2 = b'0, TCNT_2 stops counting. | |
| | 1 | CTS1 | Counter Start 1 | 0 |
| | | | When CTS1 = b'0, TCNT_1 stops counting. | |
| | 0 | CTS0 | Counter Start 0 | 0 |
| | | | When CTS0 = b'0, TCNT_0 stops counting. | |



4.3 Arguments

Table 4 describes the arguments used in this sample task.

Table 4 Description of Arguments

| Label | Description | Used in |
|------------|--|----------------------|
| Pul_duty3d | Duty cycle of the PWM waveforms output from the TIOC3D | Main routine, |
| | pin (set in TGRD_3) | TGRA_3 compare-match |
| Pul_duty4c | Duty cycle of the PWM waveforms output from the TIOC4C | interrupt routine |
| | pin (set in TGRC_4) | _ |
| Pul_duty4d | Duty cycle of the PWM waveforms output from the TIOC4D | |
| | pin (set in TGRD_4) | _ |
| Dead_time | Dead time (set in TDDR) | _ |
| C_cycle | PWM carrier period / 2 (set in TCBR) | Main routine |
| Pul_cycle | Pulse period / 2 + dead time (set in TGRC_3) | - |



5. Flowchart







5.2 TGRA_3 Compare-Match Interrupt Routine





6. Website and Customer Support Center

Renesas Technology, Corp. Website:

http://www.renesas.com/

Customer Support Center:

Please email the following address for information on products of Renesas Technology, Corp.

csc@renesas.com



Revision Record

| | | Descript | ion | |
|------|-----------|----------|----------------------|--|
| Rev. | Date | Page | Summary | |
| 1.00 | Mar.04.05 | _ | First edition issued | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |



Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.