

## APPLICATION NOTE

## RX111 Group, RX110 Group

R01AN2129EJ0100 Rev. 1.00 July 1, 2014

Comparing the RX111 and RX110 Groups for 48-Pin Package

## Abstract

This application note is a reference document that compares the 48-pin package of the RX111 and RX110 Groups.

## Products

RX111 Group and RX110 Group



## Contents

1.	Comparison of Functions		
2.	Co	mparison of the Specification Overview	4
3.	Co	mparison of Pin Functions	6
4.	Det	tailed Comparison of the Specifications	
	4.1	Operating Mode	8
	4.2	Clock Generation Circuit	9
	4.3	Low Power Consumption Function	10
	4.4	Register Write Protection Function	
	4.5	Buses	11
	4.6	I/O Ports	11
	4.7	Multi-Function Pin Controller	13
	4.8	Multi-Function Timer Pulse Unit 2	15
	4.9	12-Bit A/D Converter	19
	4.10		
5.	Re	ference Documents	21



#### 1. Comparison of Functions

This chapter compares the functions incorporated in the RX111 and RX110 Groups. For details of the functions, refer to 4. Detailed Comparison of the Specifications and 5. Reference Documents.

Table 1.1 lists the Modules Incorporated in the RX111 and RX110 Groups.

#### Table 1.1 Modules Incorporated in the RX111 and RX110 Groups

Function	RX111	RX110
Voltage detection circuit (LVDAa)	✓ <sup>(1)</sup>	$\checkmark$
Clock frequency accuracy measurement circuit (CAC)	√	✓
Low power consumption	✓	✓
Data transfer controller (DTCa)	✓ <sup>(1)</sup>	✓
Event link controller (ELC)	✓	
Multi-function pin controller (MPC)	✓	✓
Multi-function timer pulse unit 2 (MTU2a: RX111)/(MTU2b: RX110)		•
Port output enable 2 (POE2a)	✓	
Compare match timer (CMT)	✓ <sup>(1)</sup>	✓
Realtime clock (RTCA)	✓	✓
Independent watchdog timer (IWDTa)	✓	✓
USB 2.0 host/function module (USBc)	✓	
Serial communications interface (SCIe,SCIf)	✓ <sup>(1)</sup>	✓
I <sup>2</sup> C bus interface (RIIC)	✓ <sup>(1)</sup>	✓
Serial peripheral interface (RSPI)	√	✓
CRC calculator (CRC)	√	✓
12-bit A/D converter (S12ADb)	✓ <sup>(1)</sup>	✓
Temperature sensor (TEMPSa)	✓	√
Data operation circuit (DOC)	✓ <sup>(1)</sup>	√
E2 DataFlash (memory for data storage)	√	

✓: Incorporated, —: Not incorporated, ♦: Difference in the function version

Note:

1. The module has the functions to output events to or input events from the ELC.



## 2. Comparison of the Specification Overview

Table 2.1 and Table 2.2 list the Differences in the Specification Overview.

Table 2.1	Differences	in the	Specification	Overview (1/2)
-----------	-------------	--------	---------------	----------------

	Item	RX111	RX110	
CPU Maximum cPU operating frequency		32 MHz	32 MHz	
	ROM	16 KB, 32 KB, 64 KB, 96 KB, 128 KB	16 KB, 32 KB, 64 KB, 96 KB, 128 KB	
Memory	RAM	8 KB, 10 KB, 16 KB	8 KB, 10 KB, 16 KB	
	E2 DataFlash	8 KB	—	
MCU ope	rating mode	Single-chip mode	Single-chip mode	
		- Main clock oscillator	- Main clock oscillator	
		- Sub-clock oscillator	- Sub-clock oscillator	
Clock ger	neration	- Low-speed on-chip oscillator	- Low-speed on-chip oscillator	
circuits		- High-speed on-chip oscillator	- High-speed on-chip oscillator	
		- IWDT-dedicated on-chip oscillator	- IWDT-dedicated on-chip oscillator	
		- PLL frequency synthesizer		
System c	lock (ICLK)	32 MHz (max.)	32 MHz (max.)	
(PCLKB)	I module clock	32 MHz (max.)	32 MHz (max.)	
Periphera (PCLKD)	I module clock	32 MHz (max.)	32 MHz (max.)	
FlashIF cl	lock (FCLK)	32 MHz (max.)	32 MHz (max.)	
		- RES# pin reset	- RES# pin reset	
		- Power-on reset	- Power-on reset	
Resets		- Voltage monitoring reset	- Voltage monitoring reset	
		- Independent watchdog timer reset	- Independent watchdog timer reset	
		- Software reset	- Software reset	
		- Sleep mode	- Sleep mode	
	er consumption	- Deep sleep mode	- Deep sleep mode	
functions		- Software standby mode	- Software standby mode	
Function for lower		- High-speed operating mode	- High-speed operating mode	
operating power		- Middle-speed operating mode	- Middle-speed operating mode	
consumption		- Low-speed operating mode	- Low-speed operating mode	
Interrupt v	vectors	82	65	
· ·		- NMI pin	- NMI pin	
Non-maskable interrupts		- Voltage monitoring 1 interrupt	- Voltage monitoring 1 interrupt	
		- Voltage monitoring 2 interrupt	- Voltage monitoring 2 interrupt	
		- IWDT interrupt	- IWDT interrupt	
		- I/O: <mark>30</mark>	- I/O: 34	
		- Input: 2	- Input: 2	
General I	/O ports	- Pull-up resistor: 24	- Pull-up resistor: 28	
•		- Open-drain output: 24	- Open-drain output: 24	
		- 5-V tolerance: 4	- 5-V tolerance: 4	
Event link controller (ELC)		Available	Not available	

Red text: Difference in the function

ltem	RX111	RX110
Multi-function timer pulse unit 2 (MTU2a: RX111) (MTU2b: RX110)	<ul> <li>6 channels × 1 unit</li> <li>Up to 16 lines of pulse input/output based on six 16-bit timer channels</li> <li>Count clock: Selectable from eight or seven clocks (PCLK/1, PCLK/4, PCLK/16, PCLK/64, PCLK/256, PCLK/1024, MTCLKA, MTCLKB, MTCLKC, MTCLKD) other than channel 5, for which only four clocks are available.</li> <li>Input capture function</li> <li>21 output compare/input capture registers</li> <li>Pulse output mode</li> <li>Complementary PWM output mode</li> <li>Reset synchronous PWM mode</li> <li>Phase-counting mode</li> <li>Conversion start triggers for the A/D converter can be generated.</li> </ul>	<ul> <li>4 channels × 1 unit</li> <li>Up to 8 lines of pulse input/output based on four 16-bit timer channels</li> <li>Count clock: Selectable from eight or seven clocks (PCLK/1, PCLK/4, PCLK/16, PCLK/64, PCLK/256, PCLK/1024, MTCLKA, MTCLKB, MTCLKC, MTCLKD) other than channel 5, for which only four clocks are available.</li> <li>Input capture function</li> <li>13 output compare/input capture registers</li> <li>Pulse output mode</li> <li>Phase-counting mode</li> <li>Conversion start triggers for the A/D converter can be generated.</li> </ul>
Port output enable 2 (POE2a)	Available	Not available
USB 2.0 host/function module (USBc)	Available	Not available
12-Bit A/D converter (S12ADb)	<ul> <li>A/D conversion start conditions:</li> <li>Software trigger</li> <li>Trigger from a timer (MTU)</li> <li>External trigger signal</li> <li>ELC</li> </ul>	A/D conversion start conditions: - Software trigger - Trigger from a timer (MTU) - External trigger signal
D/A converter (DA)	Available	Not available

 Table 2.2 Differences in the Specification Overview (2/2)

Red text: Difference in the function



## 3. Comparison of Pin Functions

Table 3.1 and Table 3.2 list the Differences in Multi-Function Pins.

Table 3.1 Differences in Multi-Function Pins (1/2)

Port	RX111	RX110
P14	MTIOC0A, MTIOC3A, MTCLKA, CTS1#, RTS1#, SS1#, SSLA0, TXD12, TXDX12, SIOX12, SMOSI12, SSDA12, USB0_OVRCURA, IRQ4, UB#	MTIOC0A, MTCLKA, CTS1#, RTS1#, SS1#, SSLA0, TXD12, TXDX12, SIOX12, SMOSI12, SSDA12, IRQ4
P15	MTIOC0B, MTCLKB, RXD1, SMISO1, SSCL1, RSPCKA, IRQ5, CLKOUT	MTIOC0B, MTCLKB, RXD1, SMISO1, SSCL1, RSPCKA, IRQ5, CLKOUT
P16	MTIOC3C, MTIOC3D, RTCOUT, TXD1, SMOSI1, SSDA1, MOSIA, SCL0, USB0_VBUS, USB0_VBUSEN, USB0_OVRCURB, IRQ6, ADTRG0#	RTCOUT, TXD1, SMOSI1, SSDA1, MOSIA, SCL0, IRQ6, ADTRG0#
P17	MTIOC0C, MTIOC3A, MTIOC3B, POE8#, SCK1, MISOA, SDA0, RXD12, RXDX12, SMISO12, SSCL12, IRQ7	MTIOC0C, SCK1, MISOA, SDA0, RXD12, RXDX12, SMISO12, SSCL12, IRQ7
P26	MTIOC2A, TXD1, SMOSI1, SSDA1, USB0_VBUSEN	MTIOC2A, TXD1, SMOSI1, SSDA1
P27	MTIOC2B, SCK1, SCK12, IRQ3, CMPA2, CACREF, ADTRG0#	MTIOC2B, SCK1, SCK12, IRQ3, CMPA2, CACREF, ADTRG0#
P35	NMI, UPSEL	NMI
P40	AN000	AN000
P41	AN001	AN001
P42	AN002	AN002
P46	AN006	AN006
PA1	MTIOC0B, MTCLKC, RTCOUT, SCK5, SSLA2	MTIOC0B, MTCLKC, RTCOUT, SCK5, SSLA2
PA3	MTIOC0D, MTCLKD, MTIOC1B, POE0#, RXD5, SMISO5, SSCL5, MISOA, IRQ6	MTIOC0D, MTCLKD, MTIOC1B, RXD5, SMISO5, SSCL5, MISOA, IRQ6
PA4	MTIC5U, MTCLKA, MTIOC2B, TXD5, SMOSI5, SSDA5, SSLA0, IRQ5	MTIC5U, MTCLKA, MTIOC2B, TXD5, SMOSI5, SSDA5, SSLA0, IRQ5
PA6	MTIC5V, MTCLKB, MTIOC2A, POE2#, CTS5#, RTS5#, SS5#, SDA0, MOSIA, IRQ3	MTIC5V, MTCLKB, MTIOC2A, CTS5#, RTS5#, SS5#, SDA0, MOSIA, IRQ3
PB0/PC0	MTIC5W, MTIOC0C, RTCOUT, SCL0, RSPCKA, IRQ2, ADTRG0#	MTIC5W, MTIOC0C, RTCOUT, SCL0, RSPCKA, IRQ2, ADTRG0#

Red Text: Difference between the Groups



Port	RX111	RX110
PB1/PC1	MTIOC0C, MTIOC4C, IRQ4	MTIOC0C, IRQ4
PB3/PC2	MTIOC0A, MTIOC3B, MTIOC4A, POE3#, USB0_OVRCURA	MTIOC0A
PB5/PC3	MTIOC2A, MTIOC1B, POE1#	MTIOC2A, MTIOC1B
PC4	MTIOC3D, MTCLKC, POE0#, SCK5, SSLA0, USB0_VBUS, USB0_VBUSEN, IRQ2, CLKOUT	MTCLKC, SCK5, SSLA0, IRQ2, CLKOUT
PC5	MTIOC3B, MTCLKD, SCK1, RSPCKA, USB0_ID	MTCLKD, SCK1, RSPCKA
PC6	MTIOC3C, MTCLKA, RXD1, SMISO1, SSCL1, MOSIA, USB0_EXICEN	MTCLKA, RXD1, SMISO1, SSCL1, MOSIA
PC7	MTIOC3A, MTCLKB, TXD1, SMOSI1, SSDA1, MISOA, USB0_OVRCURB, CACREF	MTCLKB, TXD1, SMOSI1, SSDA1, MISOA, CACREF
PE0	MTIOC2A, POE3#, SCK12, IRQ0, AN008	MTIOC2A, SCK12, IRQ0, AN008
PE1	MTIOC4C, TXD12, TXDX12, SIOX12, SMOSI12, SSDA12, IRQ1, AN009	TXD12, TXDX12, SIOX12, SMOSI12, SSDA12, IRQ1, AN009
PE2	MTIOC4A, RXD12, RXDX12, SMISO12, SSCL12, IRQ7, AN010	RXD12, RXDX12, SMISO12, SSCL12, IRQ7, AN010
PE3	MTIOC0A, MTIOC1B, <mark>MTIOC4B, POE8#</mark> , CTS12#, RTS12#, SS12#, RSPCKA, IRQ3, AN011	MTIOC0A, MTIOC1B, CTS12#, RTS12#, SS12#, RSPCKA, IRQ3, AN011
PE4	MTIOC4D, MTIOC1A, MTIOC3A, MOSIA, IRQ4, AN012	MTIOC1A, MOSIA, IRQ4, AN012
PE7	IRQ7, AN015	IRQ7, AN015
PH0	Note 1	MTIOC1B, CACREF
PH1	Note 1	IRQ0
PH2	Note 1	IRQ1
PH3	Note 1	MTIOC1A
PH7	XCIN	XCIN
PJ6	VREFH0	VREFH0
PJ7	VREFL0	VREFL0

#### Table 3.2 Differences in Multi-Function (2/2)

Red Text: Difference between the Groups

Note:

1. No pin is assigned to the port.



#### 4. Detailed Comparison of the Specifications

This chapter describes the differences between the MCU Groups using the following expressions.

- **Red text**: There is a difference in the function between Groups.
- —: The MCU Group does not have the function/register.
- Reserved: The MCU Group does not have the bit.

Note if the table has its own legend underneath, the legend is prioritized.

#### 4.1 Operating Mode

Table 4.1 lists the Difference in the Operating Mode.

#### Table 4.1 Difference in the Operating Mode

Item	RX111	RX110
Operating modes	- Single-chip mode - Boot mode: - SCI interface mode	<ul> <li>Single-chip mode</li> <li>Boot mode:</li> <li>SCI interface mode</li> </ul>
	- USB interface mode	



## 4.2 Clock Generation Circuit

Table 4.2 lists the Differences in the Clock Generation Circuit and Table 4.3 lists the Differences in I/O Registers Related to the Clock Generation Circuit.

Table 4.2	Differences in the Clock Generation Circuit
-----------	---

ltem	RX111	RX110
	- Generates the system clock (ICLK) to be supplied to the CPU, DTC, ROM, and RAM.	<ul> <li>Generates the system clock (ICLK) to be supplied to the CPU, DTC, ROM, and RAM.</li> </ul>
Functions	<ul> <li>Generates the peripheral module clocks (PCLKB and PCLKD) to be supplied to peripheral modules.</li> <li>Generates the FlashIF clock (FCLK) to be supplied to the FlashIF.</li> <li>Generates the CAC clock (CACCLK) to be supplied to the CAC</li> </ul>	<ul> <li>Generates the peripheral module clocks (PCLKB and PCLKD) to be supplied to peripheral modules.</li> <li>Generates the FlashIF clock (FCLK) to be supplied to the FlashIF.</li> <li>Generates the CAC clock (CACCLK) to be supplied to the CAC</li> </ul>
	to be supplied to the CAC. - Generates the RTC-dedicated sub- clock (RTCSCLK) to be supplied to the RTC.	to be supplied to the CAC. - Generates the RTC-dedicated sub- clock (RTCSCLK) to be supplied to the RTC.
	- Generates the IWDT-dedicated clock (IWDTCLK) to be supplied to the IWDT.	- Generates the IWDT-dedicated clock (IWDTCLK) to be supplied to the IWDT.
	<ul> <li>Generates the USB clock (UCLK) to be supplied to the USB.</li> </ul>	
Operating frequencies	<ul> <li>ICLK: 32 MHz (max.)</li> <li>PCLKB: 32 MHz (max.)</li> <li>PCLKD: 32 MHz (max.)</li> <li>FCLK: <ul> <li>1 to 32 MHz (when programming and erasing the ROM and E2 DataFlash)</li> <li>32 MHz (max.) (when reading from the E2 DataFlash)</li> <li>UCLK: 48 MHz</li> <li>CACCLK: Same frequency as each oscillator</li> <li>RTCSCLK: 32.768 kHz</li> <li>IWDTCLK: 15 kHz</li> </ul> </li> </ul>	<ul> <li>ICLK: 32 MHz (max.)</li> <li>PCLKB: 32 MHz (max.)</li> <li>PCLKD: 32 MHz (max.)</li> <li>FCLK: <ul> <li>1 to 32 MHz (when programming and erasing the ROM)</li> <li>CACCLK: Same frequency as each oscillator</li> <li>RTCSCLK: 32.768 kHz</li> <li>IWDTCLK: 15 kHz</li> </ul> </li> </ul>
PLL circuit	<ul> <li>Input clock source: Main clock</li> <li>Input pulse frequency division ratio: Selectable from 1, 2, and 4</li> <li>Input frequency: 4 to 8 MHz</li> <li>Frequency multiplication ratio: Selectable from 6 and 8</li> <li>VCO oscillation frequency: 32 to 48 MHz (VCC ≥ 2.4 V)</li> </ul>	

<b>Register Symbol</b>	Bit Symbol	RX111	RX110
		Clock Source Select bit	Clock Source Select bit
		000: LOCO	000: LOCO
		001: HOCO	001: HOCO
SCKCR3	CKSEL[2:0]	010: Main clock oscillator	010: Main clock oscillator
		011: Sub-clock oscillator	011: Sub-clock oscillator
		100: PLL circuit	Do not set other than above.
		Do not set other than above.	
PLLCR	—	PLL control register	—
PLLCR2	—	PLL control register 2	—
OSCOVFSR	PLOVF	PLL clock oscillation stabilization flag	Reserved

Table 4.3	Differences in I/O Registers Related to the Clock Generation Circuit
-----------	--

#### 4.3 Low Power Consumption Function

Table 4.4 lists the Differences in I/O Registers Related to the Low Power Consumption Function.

Table 4.4	Differences in I/C	Registers Relate	d to the Low Power	Consumption Function
-----------	--------------------	------------------	--------------------	----------------------

Register Symbol	Bit Symbol	RX111	RX110
MSTPCRB	MSTPB9	ELC module stop bit	Reserved
	MSTPB19	USB0 module stop bit	Reserved

## 4.4 Register Write Protection Function

Table 4.5 lists the Difference in the Register Write Protection Function.

#### Table 4.5 Difference in the Register Write Protection Function

ltem	RX111	RX110
	Registers related to the clock generation circuit:	Registers related to the clock generation circuit:
PRC0 bit	SCKCR, SCKCR3, MOSCCR, SOSCCR, LOCOCR, ILOCOCR, HOCOCR, OSTDCR, OSTDSR, CKOCR, PLLCR, PLLCR2	SCKCR, SCKCR3, MOSCCR, SOSCCR, LOCOCR, ILOCOCR, HOCOCR, OSTDCR, OSTDSR, CKOCR



#### 4.5 Buses

Table 4.6 lists the Differences in Buses.

#### Table 4.6 Differences in Buses

Item	RX111	RX110
Internal peripheral bus 3	<ul> <li>Connected to peripheral modules (USB)</li> <li>Operates in synchronization with the peripheral module clock (PCLKB)</li> </ul>	_
Internal peripheral bus 6	<ul> <li>Connected to ROM (when programming /erasing) and E2 DataFlash</li> <li>Operates in synchronization with the FlashIF clock (FCLK)</li> </ul>	<ul> <li>Connected to ROM (when programming /erasing)</li> <li>Operates in synchronization with the FlashIF clock (FCLK)</li> </ul>

## 4.6 I/O Ports

Table 4.7 to Table 4.9 list the differences in I/O Ports. Table 4.10 lists the Differences in I/O Registers Related to the I/O Ports.

The RX111 Group does not have PH0 to PH3 listed in Table 4.7 and Table 4.8.

#### Table 4.7 Difference in I/O Ports

Item	Port	RX111	RX110
General I/O ports	PH0 to PH3	—	$\checkmark$

#### Table 4.8 Difference in Input Pull-Up

ltem	Port	RX111	RX110
Input pull-up	PH0 to PH3	—	$\checkmark$

#### Table 4.9 Differences in Values Set to Reserved Bits in the PDR Registers

Port <sup>(1)</sup>				RX	111							RX	110			
POIL	B7	B6	B5	B4	B3	B2	B1	B0	B7	B6	B5	B4	B3	B2	B1	B0
PORT0	1	1	1	1	1	1	1	1	0	0	1	0	1	0	0	0
PORT1					1	1	1	1					0	0	0	0
PORT2			1	1	1	1	1	1			0	0	0	0	0	0
PORT3	1	1	0	1	1	1	1	1	0	0	0	0	0	1	1	1
PORT4	1		1	1	1				0		0	1	1			
PORT5	1	1	1	1	1	1	1	1	0	0	1	1	0	0	0	0
PORTA	1		1			1		1	0		0			0		1
PORTB	1	1		1		1			1	1		0		0		
PORTC																
PORTE		1	1							1	1					
PORTH				_	_				0	0	0	0				
PORTJ			1	1	1	1	1	1			0	0	0	0	0	0

Note:

1. Blank columns indicate I/O ports whose settings are effective.

Table 4.10 Differences in I/O Registers Related to the I/O Ports					
Register Symbol	Bit Symbol	RX111	RX		

Register Symbol	Bit Symbol	RX111	RX110
PORTH.PDR	—	—	PORTH port direction register
PORTH.PODR	—	—	PORTH port output data register
PORTH.PCR		—	PORTH pull-up control register

#### R01AN2129EJ0100 Rev. 1.00 July 1, 2014



## 4.7 Multi-Function Pin Controller

Table 4.11 and Table 4.12 list the Differences in Pin Functions and Their Assigned Ports.

Module/Function	Channel	Pin Function	Assigned Port	RX111	RX110
			PE0	$\checkmark$	✓
Interrupt	IRQ0	IRQ0 (input)	PH1		✓
		IDO1 (input)	PE1	$\checkmark$	✓
	IRQ1	IRQ1 (input)	PH2		✓
			PE4	$\checkmark$	✓
		MTIOC1A (I/O)	PH3		✓
	MTU1		PA3	$\checkmark$	✓
	MITUT		PB5/PC3	$\checkmark$	✓
		MTIOC1B (I/O)	PE3	$\checkmark$	✓
			PH0		✓
			P14	$\checkmark$	×
			P17	$\checkmark$	×
		MTIOC3A (I/O)	PC7	$\checkmark$	×
	MTU3		PE4	$\checkmark$	×
		MTIOC3B (I/O)	P17	$\checkmark$	×
Multi-function timer			PB3/PC2	✓	×
pulse unit 2			PC5	✓	×
		MTIOC3C (I/O)	P16	$\checkmark$	×
			PC6	$\checkmark$	×
		MTIOC3D (I/O)	P16	$\checkmark$	×
			PC4	$\checkmark$	×
			PB3	✓	×
		MTIOC4A (I/O)	PE2	$\checkmark$	×
		MTIOC4B (I/O)	PE3	$\checkmark$	×
	MTU4		PB1	$\checkmark$	×
		MTIOC4C (I/O)	PE1	$\checkmark$	×
		MTIOC4D (I/O)	PE4	$\checkmark$	×
	DOF	, ,	PC4	$\checkmark$	×
	POE0	POE0# (input)	PA3	$\checkmark$	×
	POE1	POE1# (input)	PB5/PC3	$\checkmark$	×
Port Output Enable 2	POE2	POE2# (input)	PA6	$\checkmark$	×
			PB3/PC2	✓	×
	POE3	POE3# (input)	PE0	✓	×
			P17	$\checkmark$	×
	POE8	POE8# (input)	PE3	✓	×

 Table 4.11
 Differences in Pin Functions and Their Assigned Ports (1/2)

 $\checkmark$ : Pin is assigned,  $\star$ : No pin is assigned, —: No pin exists

Module/Function	Channel	Pin Function	Assigned Port	RX111	RX110
	USB0_EXICEN (output)		PC6	~	×
			P16	$\checkmark$	×
		USB0_VBUSEN (output)	PC4	$\checkmark$	×
		(Output)	P26	$\checkmark$	×
		USB0_OVRCURA	P14	$\checkmark$	×
USB 2.0 Host/Function	USB0	(input)	PB3/PC2	$\checkmark$	×
Module		USB0_OVRCURB (input)	P16	$\checkmark$	×
module			PC7	$\checkmark$	×
		USB0_ID (input)	PC5	$\checkmark$	×
		USB0_VBUS (input) <sup>(1)</sup>	P16	~	×
		USB0_VBUS (input) <sup>(2)</sup>	PC4	~	×
			P27	$\checkmark$	$\checkmark$
Clock frequency accur measurement circuit	acy	CACREF (input)	PC7	$\checkmark$	$\checkmark$
			PH0		✓

Table 4.12	Differences in	<b>Assigned Ports</b>	to Pin Function	ıs (2/2)
	Differences in	Assigned i onto		13 (2/2)

✓: Pin is assigned, ★: No pin is assigned, —: No pin exists

Notes:

- 1. 5 V tolerant supported.
- 2. 5 V tolerant not supported.

Table 4.13	Differences in I/C	<b>Registers</b>	Related to the	e Multi-Function	Pin Controller
------------	--------------------	------------------	----------------	------------------	----------------

Register Symbol	Bit Symbol	RX111	RX110
PHn.PFS			PHn Pin Function Control
(n = 0 to 3)		—	Register



## 4.8 Multi-Function Timer Pulse Unit 2

Table 4.14 lists the Differences in the Multi-Function Timer Pulse Unit 2 and Table 4.15 to Table 4.17 list the Differences in I/O Registers Related to the Multi-Function Timer Pulse Unit 2.

 Table 4.14
 Differences in the Multi-Function Timer Pulse Unit 2

ltem	RX111	RX110
Pulse input/output	16 lines (max.)	8 lines (max.)
Available operations	MTU3 and MTU4 - Buffer operation can be specified. - AC synchronous motor (brushless DC motor) drive mode with complementary PWM output/reset-synchronized PWM output can be set, and the two types of waveform output (chopping and level) can be selected. - With interlocking operation, a total of six-phase waveform which are three phases each for positive and negative complementary PWM or reset PWM can be output.	
	<u>MTU5</u> - Dead time compensation counter - Input capture function (noise filter can be set) - Counter clear operation	<u>MTU5</u> - Input capture function (noise filter can be set) - Counter clear operation
Complementary PWM mode	<u>MTU3 and MTU4</u> - Interrupts at the crest and trough of the counter value - A/D converter start triggers can be skipped.	_
Interrupt sources	28 sources	18 sources
A/D converter start request delaying function	MTU4 A/D converter start is requested at a match between TADCORA and TCNT or at a match between TADCORB and TCNT.	
Interrupt skipping       MTU3         function       Skips TGRA compare match interrupts.         MTU4       Skips TCIV interrupts.		_

Register Symbol	Bit Symbol	RX111	RX110
TMDR	MD[3:0]	Mode Select bit 0000: Normal mode 0001: Do not set. 0010: PWM mode 1 0011: PWM mode 2 0100: Phase counting mode 1 0101: Phase counting mode 2 0110: Phase counting mode 3 0111: Phase counting mode 4 1000: Reset-synchronized PWM mode 1001: Do not set. 101x: Do not set. 1100: Do not set. 1101: Complementary PWM mode 1 (transfer at crest) 1110: Complementary PWM mode 2 (transfer at trough) 1111: Complementary PWM mode 3 (transfer at crest and trough)	Mode Select bit 0000: Normal mode 0001: Do not set. 0010: PWM mode 1 0011: PWM mode 2 0100: Phase counting mode 1 0101: Phase counting mode 2 0110: Phase counting mode 3 0111: Phase counting mode 4 1000: Do not set. 1001: Do not set. 101x: Do not set. 1100: Do not set. 1101: Do not set. 1110: Do not set. 1111: Do not set. 1111: Do not set. 1111: Do not set. x: Don't care
TIORU TIORV TIORW	IOC[4:0]	x: Don't care I/O Control C bit 00000: Compare match 0001: Do not set. 001x: Do not set. 01xx: Do not set. 1000: Do not set. 10000: Do not set. 10001: Input capture at rising edge. 10010: Input capture at falling edge. 10011: Input capture at both edges. 101x: Do not set. 11000: Do not set. 11001, 11010, 11011: Measurement of low pulse width of external input signal. Capture at trough in complementary PWM mode. 11100: Do not set. 11101, 11110, 11111: Measurement of high pulse width of external input signal. Capture at trough in complementary PWM mode. x: Don't care	<ul> <li>I/O Control C bit</li> <li>00000: Compare match</li> <li>00001: Do not set.</li> <li>0001x: Do not set.</li> <li>001xx: Do not set.</li> <li>01xxx: Do not set.</li> <li>10000: Do not set.</li> <li>10001: Input capture at rising edge.</li> <li>10010: Input capture at falling edge.</li> <li>10011: Input capture at both edges.</li> <li>101xx: Do not set.</li> <li>11000: Do not set.</li> <li>11001, 11010, 11011: Measurement of low pulse width of external input signal.</li> <li>11100: Do not set.</li> <li>11101, 11110, 11111: Measurement of high pulse width of external input signal.</li> <li>x: Don't care</li> </ul>

 Table 4.15
 Differences in I/O Registers Related to the Multi-Function Timer Pulse Unit 2 (1/3)

Register Symbol	Bit Symbol	RX111 RX110			
TIER	TTGE2	A/D converter start request enable 2 bit 0: A/D converter start request generation by MTU4.TCNT underflow (trough) disabled 1: A/D converter start request generation by MTU4.TCNT underflow (trough) enabled			
TADCR	_	mer A/D converter start request control			
TADCORA	—	Timer A/D converter start request cycle set register A	_		
TADCORB	—	Timer A/D converter start request cycle set register B	_		
TADCOBRA	—	Timer A/D converter start request cycle set buffer register A	_		
TADCOBRB	_	Timer A/D converter start request cycle set buffer register B	_		
TSTR (MTU0 to	CST3	Counter start 3 bit 0: MTU3.TCNT performs count stop. 1: MTU3.TCNT performs count operation.	Reserved		
(MTU4)	CST4	Counter start 4 bit 0: MTU4.TCNT performs count stop. 1: MTU4.TCNT performs count operation.	Reserved		
TSYR	SYNC3	<ul> <li>Timer synchronous operation 3 bit</li> <li>0: MTU3.TCNT operates independently (TCNT presetting/clearing is not related to other channels).</li> <li>1: MTU3.TCNT performs synchronous operation. TCNT synchronous presetting/synchronous clearing is enabled.</li> </ul>	Reserved		
	SYNC4	<ul> <li>Timer synchronous operation 4 bit</li> <li>0: MTU4.TCNT operates independently (TCNT presetting/clearing is not related to other channels).</li> <li>1: MTU4.TCNT performs synchronous operation. TCNT synchronous presetting/synchronous clearing is enabled.</li> </ul>	Reserved		
TRWER	—	Timer read/write enable registers	—		
TOER	_	Timer output master enable registers	—		
TOCR1	_	Timer output control registers 1	—		
TOCR2		Timer output control registers 2	—		
TOLBR	—	Timer output level buffer registers	—		
TGCR	—	Timer gate control registers	—		

 Table 4.16
 Differences in I/O Registers Related to the Multi-Function Timer Pulse Unit 2 (2/3)

Register Symbol	Bit Symbol	RX111 RX110		
TCNTS	—	Timer subcounters	—	
TDDR	—	Timer dead time data registers	—	
TCDR	—	Timer cycle data registers	—	
TCBR	—	Timer cycle buffer registers	—	
TITCR	—	Timer interrupt skipping set registers	—	
TITCNT	—	Timer interrupt skipping counters	—	
TBTER	—	Timer buffer transfer set registers	—	
TDER	—	Timer dead time enable registers	—	
TWCR	—	Timer waveform control registers		

 Table 4.17
 Differences in I/O Registers Related to the Multi-Function Timer Pulse Unit 2 (3/3)



#### 4.9 12-Bit A/D Converter

Table 4.18 lists the Differences in I/O Registers Related to the 12-Bit A/D Converter.

#### Table 4.18 Differences in I/O Registers Related to the 12-Bit A/D Converter

Register Symbol	Bit Symbol	RX111 RX110		
ADSTRGR	TRSA[3:0]	A/D conversion start trigger select bit 0000: ADTRG0# 0001: TRG0AN 0010: TRG0BN 0011: TRGAN 0100: TRG0EN 0101: TRG0FN 0110: TRG4AN 0111: TRG4BN 1000: TRG4ABN 1001: ELC	A/D conversion start trigger select bit 0000: ADTRG0# 0001: TRG0AN 0010: TRG0BN 0011: TRGAN 0100: TRG0EN 0101: TRG0FN	
	TRSB[3:0]	A/D conversion start trigger select bit 0001: TRG0AN 0010: TRG0BN 0011: TRGAN 0100: TRG0EN 0101: TRG0FN 0110: TRG4AN 0111: TRG4BN 1000: TRG4ABN 1001: ELC	A/D conversion start trigger select bit 0001: TRG0AN 0010: TRG0BN 0011: TRGAN 0100: TRG0EN 0101: TRG0FN	



## 4.10 Flash Memory

Table 4.19 lists the Differences in the Flash Memory and Table 4.20 lists the Difference in I/O Registers Related to the Flash Memory.

Table 4.19	Differences in the Flash Memory
------------	---------------------------------

Item	RX111	RX110
Memory space	- User area: 128 KB (max.) - <mark>Data area: 8 KB</mark>	- User area: 128 KB (max.)
On-board programming	<ul> <li><u>SCI mode in boot mode</u></li> <li>Channel 1 of the serial communications interface (SCI1) is used for asynchronous serial communication.</li> <li>The user area and data area are rewritable.</li> <li><u>USB interface mode in boot mode</u></li> <li>Channel 0 of the USB 2.0 function (USB0) module is used.</li> <li>The user area and data area are rewritable.</li> <li>The user area and data area are rewritable.</li> <li>The flash memory can be rewritable in self-powered or bus-powered mode.</li> <li>A personal computer can be connected using only a USB cable.</li> <li><u>Self-programming in single-chip mode</u></li> <li>The user area and data area are rewritable using the self-programming library.</li> </ul>	SCI mode in boot mode - Channel 1 of the serial communications interface (SCI1) is used for asynchronous serial communication. - The user area is rewritable. <u>Self-programming in single-chip mode</u> - The user area is rewritable using the self-programming library.
Off-board programming	The user area and data area are rewritable using a flash programmer compatible with this MCU.	The user area is rewritable using a flash programmer compatible with this MCU.
Background Operation (BGO) Programs on the ROM can be executed while rewriting the E2 DataFlash.		_

Table 4.20	Difference in I/O Registers Related to the Flash Memory
------------	---

Register Symbol	Bit Symbol	RX111	RX110
DFLCTL	—	E2 DataFlash control register	—



#### 5. Reference Documents

User's Manual: Hardware

RX111 Group User's Manual: Hardware Rev.1.10 (R01UH0365EJ) RX110 Group User's Manual: Hardware Rev.1.00 (R01UH0421EJ) The latest versions can be downloaded from the Renesas Electronics website.

Technical Update/Technical News

The latest information can be downloaded from the Renesas Electronics website.

## Website and Support

Renesas Electronics website <u>http://www.renesas.com</u>

Inquiries

http://www.renesas.com/contact/



**REVISION HISTORY** 

## RX111 Group, RX110 Group Application Note Comparing the RX111 and RX110 Groups for 48-Pin Package

Boy	Data		Description	
Rev. Date	Page	Summary		
1.00	July 1, 2014	—	First edition issued	

All trademarks and registered trademarks are the property of their respective owners.

## General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
   In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
   In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.
- 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

— The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.



Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for

- contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

# RENESAS

#### SALES OFFICES

#### **Renesas Electronics Corporation**

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information. Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarkel, Ontario L3Y 9C3, Canada Tel: +1-308-588-541, Fax: +1-905-5898-3220 Renesas Electronics Europe Limited Dukes Meadow, Millozard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +4-40-528-585-100, Fax: +44-1625-585-900 Renesas Electronics Europe Cimited Renesas Electronics Europe Cimited Renesas Electronics Europe Limited Tel: +44-12-211-6503-0, Fax: +44-211-6503-1327 Renesas Electronics (Final Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChuntu Haidian District, Beijing 100191, P.R.China Tel: +86-12-825-1105, Fax: +86-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChuntu Haidian District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0990 Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0990 Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +86-21-2226-0688, Fax: +862 2868-9022/9044 Renesas Electronics Faiwan Co., Ltd. 13F, No. 365, Fax: +862 2868-9022/9044 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit Moto, Tayei 155-95-970 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit Moto, Tayei 155-95-970 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit Moto, Noor, Fax: +852-2855-95010 Renesas Electronics Singapore Pte. Ltd. 90 Bendemeer Road, Unit Moto, Store Store, Store Stor