

RL78/G14, H8/36109

Migration Guide from H8 to RL78: Timer RD

Introduction

This application note describes how to migrate the Timer RD of the H8/36109 to the Timer RD of the RL78/G14.

Target Device

RL78/G14, H8/36109

When using this application note with other Renesas MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.

Contents

1.	Functions of Timer RD of H8/36109 and Timer RD of RL78/G14	
2.	Summary of Differences between Functions	4
2.1	Differences between Waveform Output by Compare Match	5
2.2		
2.3	Differences between PWM mode	
2.4	Differences between Reset Synchronous PWM Mode	11
2.5	Differences between Complementary PWM mode	13
2.6	Differences between PWM3 mode	15
3.	Comparison between Registers	17
4.	Sample Code for Timer RD	22
5.	Documents for Reference	22
Rev	vision History	23

1. Functions of Timer RD of H8/36109 and Timer RD of RL78/G14

Table 1.1 shows the functions of the Timer RD of H8/36109, and Table 1.2 shows the functions of the Timer RD of RL78/G14.

Table 1.1 Functions of H8/36109 Timer RD

Function	Explanation	
Timer mode	Function to perform 0 output / 1 output / toggle output from pin.	
(Output compare function)		
Timer mode	The TRDCNT value can be transferred to GR on detection of the input	
(Input capture function)	edge of the input capture pin.	
PWM mode	PWM waveforms are output from the FTIOB, FTIOC, and FTIOD output	
	pins.	
Reset synchronous PWM	Three normal- and counter-phase PWM waveforms are output by	
mode	combining channels 0 and 1 that one of changing points of waveforms will	
	be common.	
Complementary PWM mode	Three PWM waveforms for non-overlapped normal and counter phases	
	are output by combining channels 0 and 1.	
PWM3 mode	Single-phase PWM waveforms can be output. The waveform does not	
	overlap its counter-phase waveform.	

Table 1.2 Functions of RL78/G14 Timer RD

Function	Explanation	
Timer mode	Detect register value matches with a counter (Pin output can be changed	
(Output compare function)	at detection)	
Timer mode	Transfer the counter value to a register with an external signal as the	
(Input capture function)	trigger	
Timer mode	Output pulse of any width continuously	
(PWM function)		
Reset synchronous PWM	Output three-phase waveforms (6) without sawtooth wave modulation and	
mode	dead time	
Complementary PWM mode	Output three-phase waveforms (6) with triangular wave modulation and	
	dead time	
PWM3 mode	Output PWM waveforms (2) with a fixed period	

Table 1.3 shows the Timer RD functions of H8/36109 and RL78/G14.

Table 1.3 Correspondence between Functions

H8/36109	RL78/G14
Timer RD	Timer RD
Timer mode (Output compare function)	Timer mode (Output compare function)
Timer mode (Input capture function)	Timer mode (Input capture function)
PWM mode	Timer mode (PWM function)
Reset synchronous PWM mode	Reset synchronous PWM mode
Complementary PWM mode	Complementary PWM mode
PWM3 mode	PWM3 mode

2. Summary of Differences between Functions

Table 2.1 summarizes the differences between the functions of the Timer RD of H8/36109 and RL78/G14.

Table 2.1 Summary of Differences between Functions

Item	H8/36109	RL78/G14
Count clock	φ, φ/2, φ/4, φ/8, φ/32, φ40M ^(Note1) , External clock ^(Note2)	fHOCO (Note3), fCLK, fCLK/2, fCLK/4, fCLK/8, fCLK/32, TRDCLK input (Note2)
Maximum operating frequency	40MHz ^(Note4)	64MHz (Note5)
Operation Mode	Timer mode (Output compare function)	Timer mode (Output compare function)
	Timer mode (Input capture function)	Timer mode (Input capture function)
	PWM mode	Timer mode (PWM function)
	Reset synchronous PWM mode	Reset synchronous PWM mode
	Complementary PWM mode	Complementary PWM mode
	PWM3 mode	PWM3 mode
Buffer operation	Yes	Yes
Timer output disabled mode	Yes	Yes
How to generate timer output disabled mode	Setting the PTO bit in the TRDOER2 register to 1 and then inputting a low level signal to the TRDOI pin.	 Setting the TRDPTO bit in the TRDOER2 register to 1 and then inputting a low level signal to the INTPO pin. Setting the TRDSHUTS bit in the TRDOER2 register to 1 Issuing the interrupt request from the event link controller (ELC)
Operation mode in	- Output compare function	- PWM mode
which the timer output	- PWM mode	- Reset synchronous PWM mode
disabling function can	- Reset synchronous PWM mode	- Complementary PWM mode
be used	- Complementary PWM mode - PWM3 mode	- PWM3 mode
How to set pin state in timer output disabled mode	Setting the I/O ports shared with the FTIOji pins	Setting the TRDDFi register
A/D conversion start trigger output signal	Yes (Only Complementary PWM mode)	None (substituted by ELC)
Shared pin for timer RD	PD0 to PD7, PE0 to PE7	P10 to P17
Interrupt source	Compare match / Input capture	Compare match / Input capture
	Overflow, Underflow	Overflow, Underflow
Number of input / output pin	8 pins	8 pins

- Note 1. 40-MHz/32-MHz clock derived from the on-chip oscillator
- Note 2. Valid when the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).
- Note 3. f_{CLK} is selected when FRQSEL4 = 0 and f_{HOCO} is selected when FRQSEL4 = 1 in the user option byte (000C2H).
- Note 4. Maximum operating frequency of on-chip oscillator
- Note 5. Maximum operating frequency of high-speed on-chip oscillator
- Remarks 1. For H8/36109, j = A, B, C, D i = 0, 1
 Timer RD_1 has the same functions as timer RD_0. Therefore, the unit number (_0 or _1) is not explicitly mentioned in this section unless otherwise noted.
- Remarks 2. For RL78/G14, j = A, B, C, D i = 0, 1

2.1 Differences between Waveform Output by Compare Match

The waveform output by compare match of the timer RD of the H8/36109 correspond to the timer mode (Output compare function) of the Timer RD of the RL78/G14. Table 2.2 and Table 2.3 shows the differences between the waveform output by compare match.

Table 2.2 Differences between the waveform output by compare match (1/2)

Item	H8/36109	RL78/G14
	Timer RD	Timer RD
Control of timer RD	Setting the MSTTRDi bit in the MSTCR4	Setting the TRD0EN bit in the PER1 register
input clock supply	register to 0 (Initial value)	to 1
Count clock	φ, φ/2, φ/4, φ/8, φ/32, φ40Μ ^(Note1) ,	fhoco (Note3), fclk, fclk/2, fclk/4, fclk/8, fclk/32,
	External clock (Note2)	TRDCLK input (Note2)
Count mode	Count up	Count up
Counter Clear	TRDCR_i register	TRDCRi register
	- CCLR2 to CCLR0 bit: B'000, B'100	- CCLR2 to CCLR0 bit: 000B
	Disables TRDCNT clearing	Clear disabled (free-running operation)
	- CCLR2 to CCLR0 bit: B'011, B'111	- CCLR2 to CCLR0 bit: 011B
	Synchronization clear; Clears TRDCNT in	Synchronous clear (clear simultaneously
	synchronous with counter clearing of the	with other timer RDi counter)
	other channel's timer	- CCLR2 to CCLR0 bit: 001B, 010B, 101B,
	- CCLR2 to CCLR0 bit: Other than B'000,	110B
	B'011, B'100, B'111	Clear by compare match with TRDGRji
	Clear TRDCNT by GRj compare match	
Waveform output timing	compare match	compare match
Count start condition	Write 1 to the STRi bit in the TRDSTR	Write 1 to the TSTARTi bit in the TRDSTR
	register	register
Count stop condition	- When CSTPNi bit in TRDSTR register is	- When CSELi bit in TRDSTR register is set
	set to 1, write 0 to STRi bit.	to 1, write 0 to TSTARTi bit. The output
	- When CSTPNi bit in TRDSTR register is	compare output pin holds the output level
	set to 0, the count stops at the compare	before the count stops.
	match with GRA_i register.	- When CSELi bit in TRDSTR register is set
		to 0, the count stops at the compare match
		with the TRDGRAi register. The output
		compare output pin holds the level after
		output change by compare match.
Interrupt request	- Compare match	- Compare match
generation timing	- TRDCNT_i register overflow	- TRDi register overflow

- Note 1. 40-MHz/32-MHz clock derived from the on-chip oscillator
- Note 2. Valid when the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).
- Note 3. f_{CLK} is selected when FRQSEL4 = 0 and f_{HOCO} is selected when FRQSEL4 = 1 in the user option byte (000C2H).
- Remarks 1. For H8/36109, j = A, B, C, D i = 0, 1
 Timer RD_1 has the same functions as timer RD_0. Therefore, the unit number (_0 or _1) is not explicitly mentioned in this section unless otherwise noted.
- Remarks 2. For RL78/G14, j = A, B, C, D i = 0, 1

Table 2.3 Differences between the waveform output by compare match (2/2)

Item	H8/36109	RL78/G14
item	Timer RD	Timer RD
Ai ti		
Acquire timer counter value	Reading TRDCNT_i register	Reading TRDi register
	When CVNC hit in TDDMDD register is get	When the TDDCVNC hit is the TDDND
Write timer counter value	- When SYNC bit in TRDMDR register is set to 0 (TRDCNT 1 and TRDCNT 0 operate	- When the TRDSYNC bit in the TRDMR register is set to 0 (TRD0 and TRD1
value	as independent timer counters). Data can	operate independently). Data can be
	be written to TRDCNT_i register.	written to the TRDi register.
	- When SYNC bit in TRDMDR register is set	- When the TRDSYNC bit in the TRDMR
	to 1 (TRDCNT_1 and TRDCNT_0 operate	register is set to 1 (TRD0 and TRD1 operate
	synchronously). Data can be written to	synchronously). Data can be written to both
	both TRDCNT_0 and TRDCNT_1 register	the TRD0 and TRD1 registers by writing to
	by writing to TRDCNT_i register.	the TRDi register.
Output of the timer is	Yes	None
disabled by external		
trigger		
Select function	- Output level selection at compare match	- Output level selection at compare match
	- Initial output level selection	- Initial output level selection
	- Timing for setting TRDCNT_i register to	- Timing for setting TRDi register to 0000H
	H'0000	- Buffer operation
	- Buffer operation	- Synchronous operation
	- Synchronous operation	- Changing output pin for register
	- Changing output pin for register	- Timer RD can be used as the internal
		timer without output.
		- Simultaneous operation (A/D trigger
		generation etc.) using ELC
Output pin	FTIOji pin	TRDIOji pin

Remarks 1. For H8/36109, j = A, B, C, D i = 0, 1
Timer RD_1 has the same functions as timer RD_0. Therefore, the unit number (_0 or _1) is not explicitly mentioned in this section unless otherwise noted.

2.2 Differences between Input Capture Function

The Input Capture Function of the timer RD of the H8/36109 correspond to the timer mode (Input Capture function) of the Timer RD of the RL78/G14. Table 2.4 shows the differences between input capture Function.

Table 2.4 Differences between the input capture function

Itom	H8/36109	RL78/G14
Item	Timer RD	Timer RD
Control of timer RD	Setting the MSTTRDi bit in the MSTCR4	Setting the TRD0EN bit in the PER1 register
input clock supply	register to 0 (Initial value)	to 1
Count clock	ϕ , $\phi/2$, $\phi/4$, $\phi/8$, $\phi/32$, $\phi40M^{(Note1)}$,	fhoco (Note3), fclk, fclk/2, fclk/4, fclk/8, fclk/32,
Count clock	φ, φ/2, φ/4, φ/6, φ/32, φ40//(Note2)	TRDCLK input (Note2)
Count manda		-
Count mode	Count up	Count up
Counter Clear	TRDCR_i register	TRDCRi register
	- CCLR2 to CCLR0 bit: B'000, B'100	- CCLR2 to CCLR0 bit: 000B
	Disables TRDCNT clearing	Clear disabled (free-running operation)
	- CCLR2 to CCLR0 bit: B'011, B'111	- CCLR2 to CCLR0 bit: 011B
	Synchronization clear; Clears TRDCNT in	Synchronous clear (clear simultaneously
	synchronous with counter clearing of the	with other timer RDi counter)
	other channel's timer	- CCLR2 to CCLR0 bit: 001B, 010B, 101B,
	- CCLR2 to CCLR0 bit: Other than B'000,	110B
	B'011, B'100, B'111	Clear by input capture with TRDGRji
0 1 1 1 1 11	Clear TRDCNT by GRj input capture	register
Count start condition	Write 1 to the STRi bit in the TRDSTR	Write 1 to the TSTARTi bit in the TRDSTR
0 1 1 12	register	register
Count stop condition	Write 0 to the STRi bit in the TRDSTR	Write 0 to the TSTARTi bit in the TRDSTR
	register	register
Interrupt request	- Input capture	- Input capture
generation timing	(Input edge of FTIOji pin)	(Active edge of TRDIOji input)
	- TRDCNT_i register overflow	- TRDi register overflow
Acquire timer counter value	Reading TRDCNT_i register	Reading TRDi register
Write timer counter	- When SYNC bit in TRDMDR register is set	- When the TRDSYNC bit in the TRDMR
value	to 0 (TRDCNT_1 and TRDCNT_0 operate	register is set to 0 (TRD0 and TRD1
	as independent timer counters). Data can	operate independently). Data can be
	be written to TRDCNT_i register.	written to the TRDi register.
	- When SYNC bit in TRDMDR register is set	- When the TRDSYNC bit in the TRDMR
	to 1 (TRDCNT_1 and TRDCNT_0 operate	register is set to 1 (TRD0 and TRD1
	synchronously). Data can be written to	operate synchronously). Data can be
	both TRDCNT_0 and TRDCNT_1 register	written to both the TRD0 and TRD1
	by writing to TRDCNT_i register.	registers by writing to the TRDi register.
Select function	- Input-capture input pin selection	- Input-capture input pin selection
	- Input-capture input active edge selection	- Input-capture input active edge selection
	- Timing for setting TRDCNT_i register to	- Timing for setting TRDi register to 0000H
	H'0000	- Buffer operation
	- Buffer operation	- Synchronous operation
	- Synchronous operation	- Digital filter
	- Digital filter	- Input capture operation by event input
		from ELC
Input pin	FTIOji pin	TRDIOji pin

(Notes and Remarks are listed on the next page.)

- Note 1. 40-MHz/32-MHz clock derived from the on-chip oscillator
- Note 2. Valid when the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).
- Note 3. f_{CLK} is selected when FRQSEL4 = 0 and f_{HOCO} is selected when FRQSEL4 = 1 in the user option byte (000C2H).
- Remarks 1. For H8/36109, j = A, B, C, D i = 0, 1
 Timer RD_1 has the same functions as timer RD_0. Therefore, the unit number (_0 or _1) is not explicitly mentioned in this section unless otherwise noted.

2.3 Differences between PWM mode

The PWM mode of the timer RD of the H8/36109 correspond to the timer mode (PWM function) of the Timer RD of the RL78/G14. Table 2.5 and Table 2.6 shows the differences between the PWM mode.

-		· /
Item	H8/36109	RL78/G14
	Timer RD	Timer RD
Control of timer RD	Setting the MSTTRDi bit in the MSTCR4	Setting the TRD0EN bit in the PER1 register
input clock supply	register to 0 (Initial value)	to 1
Count clock	ϕ , $\phi/2$, $\phi/4$, $\phi/8$, $\phi/32$, $\phi40M^{(Note1)}$,	f _{HOCO} (Note3), f _{CLK} , f _{CLK} /2, f _{CLK} /4, f _{CLK} /8, f _{CLK} /32,
	External clock (Note2)	TRDCLK input (Note2)
Count mode	Count up	Count up
PWM waveform	PWM period: 1/φ × (m + 1)	PWM period: 1/fk × (m + 1)
	Duty cycle: 1/φ × (m - n)	Active level width: 1/fk × (m - n)
	φ: Frequency of count clock	Inactive level width: 1/fk × (n + 1)
	m: Value set in the GRA_j register	fk: Frequency of count clock
	n: Value set in the GRi_j register	m: Value set in the TRDGRAi register
		n: Value set in the TRDGRji register
Count start condition	Write 1 to the STRi bit in the TRDSTR	Write 1 to the TSTARTi bit in the TRDSTR
	register	register
Count stop condition	- When CSTPNi bit in TRDSTR register is	- When CSELi bit in TRDSTR register is set
	set to 1, write 0 to STRi bit.	to 1, write 0 to TSTARTi bit. The PWM
	- When CSTPNi bit in TRDSTR register is	output pin holds the output level before the
	set to 0, the count stops at the compare	count stops.
	match with GRA_i register.	- When CSELi bit in TRDSTR register is set
		to 0, the count stops at the compare match
		with the TRDGRAi register. The PWM output pin holds the level after output
		change by compare match.
Interrupt request	- Compare match	- Compare match
generation timing	- TRDCNT_i register overflow	- TRDi register overflow
J :	T TESTE TOGISTO OF OTHER	Transgiotor overnow

Table 2.5 Differences between the PWM mode (1/2)

- Note 1. 40-MHz/32-MHz clock derived from the on-chip oscillator
- Note 2. Valid when the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).
- Note 3. f_{CLK} is selected when FRQSEL4 = 0 and f_{HOCO} is selected when FRQSEL4 = 1 in the user option byte (000C2H).
- Remarks 1. For H8/36109, j = A, B, C, D i = 0, 1

 Timer RD_1 has the same functions as timer RD_0. Therefore, the unit number (_0 or _1) is not explicitly mentioned in this section unless otherwise noted.

Table 2.6 Differences between the PWM mode (2/2)

Item	H8/36109	RL78/G14
	Timer RD	Timer RD
Acquire timer counter	Reading TRDCNT_i register	Reading TRDi register
value		
Write timer counter value	 - When SYNC bit in TRDMDR register is set to 0 (TRDCNT_1 and TRDCNT_0 operate as independent timer counters). Data can be written to TRDCNT_i register. - When SYNC bit in TRDMDR register is set to 1 (TRDCNT_1 and TRDCNT_0 operate synchronously). Data can be written to both TRDCNT_0 and TRDCNT_1 register by writing to TRDCNT_i register. 	 When the TRDSYNC bit in the TRDMR register is set to 0 (TRD0 and TRD1 operate independently). Data can be written to the TRDi register. When the TRDSYNC bit in the TRDMR register is set to 1 (TRD0 and TRD1 operate synchronously). Data can be written to both the TRD0 and TRD1 registers by writing to the TRDi register.
Output of the timer is disabled by external trigger	Yes	Yes
Select function	- One to three PWM output pins selectable with timer RDi	- One to three PWM output pins selectable with timer RDi
	- Active level selectable for each pin	- Active level selectable for each pin
	- Initial output level selectable for each pin	- Initial output level selectable for each pin
	- Buffer operation	- Buffer operation
	- Synchronous operation	- Synchronous operation
		- Simultaneous operation (A/D trigger generation etc.) using ELC
Output pin	FTIOBi pin - FTIODipin	TRDIOBi pin - TRDIODi pin

Remarks 1. For H8/36109, j = B, C, D i = 0, 1

Timer RD_1 has the same functions as timer RD_0. Therefore, the unit number (_0 or _1) is not explicitly mentioned in this section unless otherwise noted.

2.4 Differences between Reset Synchronous PWM Mode

The Reset Synchronous PWM Mode of the timer RD of the H8/36109 correspond to the Reset Synchronous PWM Mode of the Timer RD of the RL78/G14. Table 2.7 and Table 2.8 shows the differences between the Reset Synchronous PWM Mode.

Table 2.7 Differences between the Reset Synchronous PWM Mode (1/2)

Timer RD		Light 2.7 Differences between the Reset Synci	`
Control of timer RD input clock supply register to 0 (Initial value) (Initi	Item		
Input clock supply register to 0 (Initial value) to 1	Control of timer DD		
Count clock φ, φ/2, φ/4, φ/8, φ/32, φ40M(Notest), External clock (Notes2) fhoco (Notes2), fcLx, fcLx/2, fcLx/4, fcLx/8, fcLx/32, TRDCLK input (Note2) Count mode Count up Count up PWM waveform PWM period: 1/φ × (m + 1) Active level of normal-phase: 1/φ × (n + 1) φ: Frequency of count clock m: Value set in the TRDGRA0_0 register n: Value set in the GRB_0 register (PWM1 output) PWM period: 1/fk × (m + 1) Active level of normal-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Active level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Active level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Active level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Active level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Inactive level of counter-phase: 1/fk × (m + 1) Inactive level	-	_	1
External clock (Noine2) TRDCLK input (Noine2)		 	1 1
PWM period: 1/\$\psi\$ x (m + 1) Active level of normal-phase: 1/\$\psi\$ x (m - n) Inactive level of counter-phase: 1/\$\psi\$ x (m - n) Inactive level of counter-phase: 1/\$\psi\$ x (m - n) Inactive level of counter-phase: 1/\$\psi\$ x (m + 1) \$\phi\$: Frequency of count clock \$m\$: Value set in the TRDGRA0_0 register \$n\$: Value set in the GRB_0 register \$n\$: Value set in the GRA_1 register \$(PWM1 output)\$ Value set in the GRA_1 register \$(PWM2 output)\$ Value set in the GRB_1 register \$(PWM3 output)\$ Value set in the TRDGRA1 register \$(PWM3 output)\$ Value set in the TRDGRB1 register \$(PWM3 output)\$ Value set in the TRDSTR \$register\$ Count stop condition Output for output in the trance of the tranc	Count clock		
Active level of normal-phase: 1/\(\psi \) x (m - n) Inactive level of counter-phase: 1/\(\psi \) x (m - n) Inactive level of counter-phase: 1/\(\psi \) x (n + 1) \[\text{q: Frequency of count clock} \] \[\text{m: Value set in the TRDGRA0_0 register} \] \[\text{n: Value set in the GRB_0 register} \] \[\text{n: Value set in the GRB_0 register} \] \[\text{reyM1 output} \] \[\text{Value set in the TRDGRA1 register} \] \[\text{(PWM2 output)} \] \[\text{Value set in the TRDGRA1 register} \] \[\text{(PWM2 output)} \] \[\text{Value set in the TRDGRA1 register} \] \[\text{(PWM3 output)} \] \[\text{Value set in the TRDGRA1 register} \] \[\text{(PWM3 output)} \] \[\text{Value set in the TRDGRA1 register} \] \[\text{(PWM3 output)} \] \[\text{Value set in the TRDGRA1 register} \] \[\text{(PWM3 output)} \] \[\text{Value set in the TRDGRA1 register} \] \[\text{(PWM3 output)} \] \[\text{Value set in the TRDGRB1 register} \] \[\text{(PWM3 output)} \] \[\text{Value set in the TRDGRB1 register} \] \[\text{(PWM3 output)} \] \[\text{Value set in the TRDGRB1 register} \] \[\text{(PWM3 output)} \] \[\text{Value set in the TRDGRB1 register} \] \[\text{(PWM3 output)} \] \[\text{Value set in the TRDSTR register} \] \[\text{register} \] \[\text{Virit 1 to the STRTi bit in the TRDSTR register is set to 1, write 0 to TSTART0 bit. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. \[\text{-When the CSEL0 bit in the TRDSTR register is set to 0, the count stops at the compare match with the TRDFCR register. \[\text{-When the CSEL0 bit in the TRDSTR register is set to 0, the count stops at the compare match with the TRDFCR register. \[\text{-When the CSEL0 bit in the TRDFCR register.} \] \[\text{-When the TRDFCR register.} \] \[-When the TRDFCR regi	Count mode	Count up	Count up
Inactive level of counter-phase: 1/\(\pi \x \ (n + 1) \) \(\pi \) Frequency of count clock \(m: \text{ Value set in the TRDGRA0_0 register} \) \(n: \text{ Value set in the GRB_0 register} \) \((PWM1 output) \) \(\text{ Value set in the GRB_0 register} \) \((PWM1 output) \) \(\text{ Value set in the GRB_1 register} \) \((PWM2 output) \) \(\text{ Value set in the GRB_1 register} \) \((PWM3 output) \) \(\text{ Value set in the TRDGRB1 register} \) \((PWM3 output) \) \(\text{ Value set in the TRDGRB1 register} \) \((PWM3 output) \) \(\text{ Value set in the TRDGRB1 register} \) \((PWM3 output) \) \(\text{ Value set in the TRDGRB1 register} \) \((PWM3 output) \) \(\text{ Value set in the TRDGRB1 register} \) \((PWM3 output) \) \(\text{ Value set in the TRDGRB1 register} \) \((PWM3 output) \) \(\text{ Value set in the TRDGRB1 register} \) \((PWM3 output) \) \(\text{ Value set in the TRDGRB1 register} \) \((PWM3 output) \) \(\text{ Value set in the TRDGRB1 register} \) \((PWM3 output) \) \(\text{ Value set in the TRDGRB1 register} \) \((PWM3 output) \) \(\text{ Value set in the TRDGRB1 register} \) \((PWM3 output) \) \(\text{ Value set in the TRDGRB1 register} \) \((PWM3 output) \) \(\text{ Value set in the TRDGRB1 register} \) \((PWM3 output) \) \(\text{ Value set in the TRDGRB1 register} \) \((PWM3 output) \) \(\text{ Value set in the TRDGRB1 register} \) \((PWM3 output) \) \(\text{ Value set in the TRDGRB1 register} \) \((PWM3 output) \) \((P	PWM waveform	PWM period: 1/φ × (m + 1)	PWM period: 1/fk × (m + 1)
φ: Frequency of count clock fk: Frequency of count clock m: Value set in the TRDGRA0_0 register register (PWM1 output) value set in the TRDGRA0 register (PWM1 output) value set in the TRDGR80 register (PWM2 output) value set in the TRDGRA1 register (PWM2 output) value set in the TRDGRA1 register (PWM2 output) value set in the TRDGRB1 register (PWM3 output) value set in the TRDGRB1 register (PWM3 output) value set in the TRDGRB1 register (PWM3 output) value set in the TRDGRB1 register (PWM2 output) value set in the TRDGRB1 register (PWM3 output) value set in the TRDGRB1 register		Active level of normal-phase: 1/φ × (m - n)	Active level of normal-phase: 1/fk × (m - n)
m: Value set in the TRDGRA0_0 register n: Value set in the GRB_0 register n: Value set in the GRB_0 register (PWM1 output) Value set in the GRA_1 register (PWM2 output) Value set in the GRB_1 register (PWM2 output) Value set in the TRDGRA1 register (PWM2 output) Value set in the TRDGRA1 register (PWM3 output) Value set in the TRDGRA1 register (PWM2 output) Value set in the TRDGRA1 register (PWM3 output) Value set in the TRDGRA1 register (PWM2 output) Value set in the TRDGRB1 register (PWM2 output) Value s		Inactive level of counter-phase:1/φ × (n + 1)	Inactive level of counter-phase:1/fk × (n + 1)
n: Value set in the GRB_0 register (PWM1 output) Value set in the GRA_1 register (PWM2 output) Value set in the GRB_1 register (PWM3 output) Value set in the GRB_1 register (PWM3 output) Value set in the TRDGRB1 register (PWM2 output) Value set in the TRDGRB1 register (PWM3 output) Value set in the TRDGRB1 register (PWM2 output) Value set in the TRDGRB1 register (PWM3 output) Value set in the TRDGRB0 register (PWM2 output) Value set in the TRDGRB0 register (PWM3 output) Value set in the TRDGRB0 register (PWM3 output) Value set in the TRDGRB0 register (PWM3 output) Value set in the TRDGRB1 register (PWM2 output) Value set in the TRDSTR register (PWM2 output) Value set in the TRDSTR register is set to 1, write 0 to TSTART0 bit. The PWM output pin outputs the initial output level selected b		φ: Frequency of count clock	fk: Frequency of count clock
(PWM1 output) Value set in the GRA_1 register (PWM2 output) Value set in the GRB_1 register (PWM3 output) Value set in the GRB_1 register (PWM3 output) Value set in the TRDGRB1 register (PWM2 output) Value set in the TRDGRB1 register (PWM3 output) Value set in the TRDGRB1 register (PWM3 output) Value set in the TRDSTR register - When the CSEL0 bit in the TRDSTR register is set to 1, write 0 to TSTARTO bit. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register When the CSEL0 bit in the TRDSTR register is set to 0, the count stops at the compare match with the TRDGRA0 register. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register Compare match - TRDCNT_0 register overflow - TRDD register overflow - TRDD register overflow - TRDD register overflow - TRDD register - Compare match - TRDD register		m: Value set in the TRDGRA0_0 register	m: Value set in the TRDGRA0 register
Value set in the GRA_1 register (PWM2 output) Value set in the GRB_1 register (PWM3 output) Value set in the GRB_1 register (PWM3 output) Value set in the TRDGRB1 register (PWM2 output) Value set in the TRDGRB1 register (PWM3 output) Value set in the TRDGRB1 register (PWM3 output) Value set in the TRDGRB1 register (PWM3 output) Value set in the TRDGRB1 register (PWM2 output) Value set in the TRDGRB1 register (PWM3 output) Value set in the TRDGRB1 register (PWM2 output) Value set in the TRDGRB1 register (PWM3 output) Value set in the TRDGRA1 register - When the CSEL0 bit in the TRDSTR register is set to 1, write 0 to TSTART0 bit. The PWM output pin output set in the TRDGRA1 output level selected by bits OLS0 and OLS1 in the TRDGRA1 output l		n: Value set in the GRB_0 register	n: Value set in the TRDGRB0 register
(PWM2 output) Value set in the GRB_1 register (PWM3 output) Write 1 to the STRi bit in the TRDSTR register Count start condition Write 1 to the STRi bit in the TRDSTR register - When CSTPN0 bit in TRDSTR register is set to 1, write 0 to STR0 bit When CSTPN0 bit in TRDSTR register is set to 0, the count stops at the compare match with GRA_0 register. - When the CSEL0 bit in the TRDSTR register is set to 1, write 0 to TSTART0 bit. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDSTR register is set to 0, the count stops at the compare match with the TRDSTR register is set to 0, the count stops at the compare match with the TRDSTR register When the CSEL0 bit in the TRDSTR register is set to 1, write 0 to TSTART0 bit. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. - When the CSEL0 bit in the TRDSTR register is set to 1, write 0 to TSTART0 bit. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. - When the CSEL0 bit in the TRDSTR register is set to 1, write 0 to TSTART0 bit. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. - When the CSEL0 bit in the TRDSTR register is set to 1, write 0 to TSTART0 bit. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. - When the CSEL0 bit in the TRDSTR register is set to 1, write 0 to TSTART0 bit. The PWM output bin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. - When the CSEL0 bit in the TRDSTR register is set to 1, write 0 to TSTART0 bit. The PWM output bin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. - When the CSEL0 bit in the TRDSTR register is set to 1, write 0 to TSTART0 bit. - The PWM output bin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. - When the CSEL0 bit		(PWM1 output)	(PWM1 output)
Value set in the GRB_1 register (PWM3 output) Count start condition Write 1 to the STRi bit in the TRDSTR register Count stop condition - When CSTPN0 bit in TRDSTR register is set to 1, write 0 to STR0 bit When CSTPN0 bit in TRDSTR register is set to 0, the count stops at the compare match with GRA_0 register. - When the CSEL0 bit in the TRDSTR register is set to 1, write 0 to STR0 bit When CSTPN0 bit in TRDSTR register is set to 1, write 0 to TSTART0 bit When CSTPN0 bit in TRDSTR register is set to 1, write 0 to TSTART0 bit When the CSEL0 bit in the TRDSTR register When the CSEL0 bit in the TRDFCR register When the CSEL0 bit in the TRDFCR register When the CSEL0 bit in the TRDFCR register When the TRDFCR register When the CSEL0 bit in the TRDFCR register TRDFCR register overgister When the CSEL0 bit in the TRDFCR register The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register TRDFCR register When the CSEL0 bit in the TRDFCR register When the CSEL0 bit in the TRDFCR register The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register When the CSEL0 bit in the TRDFCR register register is set to 1, write 0 to 1, writ			Value set in the TRDGRA1 register
(PWM3 output) Count start condition Write 1 to the STRi bit in the TRDSTR register Count stop condition - When CSTPN0 bit in TRDSTR register is set to 1, write 0 to STR0 bit. - When CSTPN0 bit in TRDSTR register is set to 0, write 0 to TSTART0 bit. - When CSTPN0 bit in TRDSTR register is set to 1, write 0 to TSTART0 bit. - When CSTPN0 bit in TRDSTR register is set to 1, write 0 to TSTART0 bit. - When CSTPN0 bit in TRDSTR register is set to 1, write 0 to TSTART0 bit. - When CSTPN0 bit in TRDSTR register is set to 1, write 0 to TSTART0 bit. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. - When the CSEL0 bit in the TRDSTR register is set to 0, the count stops at the compare match with the TRDGRA0 register. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. - When the CSEL0 bit in the TRDFCR register. - When the CSEL0 bit in the TRDFCR register. - When the CSEL0 bit in the TRDFCR register. - When the CSEL0 bit in the TRDFCR register. - When the CSEL0 bit in the TRDFCR register. - When the CSEL0 bit in the TRDFCR register register is set to 0, the count stops at the compare match with the TRDFCR register. - When the CSEL0 bit in the TRDFCR register. - When the CSEL0 bit in the TRDFCR register. - When the CSEL0 bit in the TRDFCR register. - When the CSEL0 bit in the TRDFCR register register is set to 0, the count stops at the compare match untput level selected by bits OLS0 and OLS1 in the TRDFCR register. - When the CSEL0 bit in the TRDFCR register register is set to 0, the count stops at the compare match untput level selected by bits OLS0 and OLS1 in the TRDFCR register. - When the CSEL0 bit in the TRDFCR register register is set to 0, the count stops at the compare match untput level selected by bits OLS0 and OLS1 in the TRDFCR register. - When the CSEL0 bit in the TRDFCR register register is set to 0, the count stops at the compare match untput level selected by bits OLS0 an		(PWM2 output)	(PWM2 output)
Count start condition			_
register register register		(PWM3 output)	(PWM3 output)
Count stop condition - When CSTPN0 bit in TRDSTR register is set to 1, write 0 to STR0 bit. - When CSTPN0 bit in TRDSTR register is set to 0, the count stops at the compare match with GRA_0 register. - When the CSEL0 bit in the TRDSTR register is set to 0, the count stops at the compare match with GRA_0 register. - When the CSEL0 bit in the TRDSTR register is set to 0, the count stops at the compare match with the TRDGRA0 register. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. - When the CSEL0 bit in the TRDSTR register is set to 0, the count stops at the compare match with the TRDGRA0 register. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. - Compare match - TRDCNT_0 register overflow - TRD0 register overflow Reading TRD0 register Write timer counter value Writing TRDCNT_0 register Writing TRD0 register Writing TRD0 register - Yes Yes	Count start condition	Write 1 to the STRi bit in the TRDSTR	Write 1 to the TSTARTi bit in the TRDSTR
set to 1, write 0 to STR0 bit. - When CSTPN0 bit in TRDSTR register is set to 0, the count stops at the compare match with GRA_0 register. When the CSEL0 bit in the TRDSTR register is set to 0, the count stops at the compare match with the TRDSTR register is set to 0, the count stops at the compare match with the TRDSTR register is set to 0, the count stops at the compare match with the TRDGRA0 register. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. Interrupt request generation timing - Compare match - TRDCNT_0 register overflow Write timer counter value Write timer counter value Ves Yes - When the CSEL0 bit in the TRDSTR register. - When the CSEL0 bit in the TRDFCR register. -		3	<u> </u>
- When CSTPN0 bit in TRDSTR register is set to 0, the count stops at the compare match with GRA_0 register. - When the CSEL0 bit in the TRDSTR register is set to 0, the count stops at the compare match with the TRDSTR register is set to 0, the count stops at the compare match with the TRDGRA0 register. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. - When the CSEL0 bit in the TRDSTR register is set to 0, the count stops at the compare match with the TRDGRA0 register. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. - Compare match - TRDCNT_0 register overflow - TRD0 register overflow - TRD0 register overflow - TRD0 register - Writing TRD0 register - Writing TRD0 register - Writing TRD0 register - Yes	Count stop condition	<u> </u>	- When the CSEL0 bit in the TRDSTR
set to 0, the count stops at the compare match with GRA_0 register. - When the CSEL0 bit in the TRDSTR register is set to 0, the count stops at the compare match with the TRDGRA0 register. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. Interrupt request generation timing - TRDCNT_0 register overflow - TRD0 register overflow Write timer counter value Write timer counter value Output of the timer is disabled by external output level selected by bits OLS0 and OLS1 in the TRDFCR register. - Compare match - Compare match - TRDFCR register. - Compare match - TRD0 register overflow Writing TRDCNT_0 register Writing TRD0 register Yes			
match with GRA_0 register. OLS1 in the TRDFCR register. - When the CSEL0 bit in the TRDSTR register is set to 0, the count stops at the compare match with the TRDGRA0 register. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. Interrupt request generation timing - Compare match - TRDCNT_0 register overflow Write timer counter value Write timer counter value Writing TRDCNT_0 register Writing TRDCNT_0 register Yes Yes		1	
- When the CSEL0 bit in the TRDSTR register is set to 0, the count stops at the compare match with the TRDGRA0 register. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. - Compare match - TRDCNT_0 register overflow - TRD0 register overflow Write timer counter value Write timer counter value Output of the timer is disabled by external - When the CSEL0 bit in the TRDSTR register is set to 0, the count stops at the compare match or initial output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. - Compare match - TRD0 register overflow Reading TRD0 register Writing TRD0 register Yes		1	
register is set to 0, the count stops at the compare match with the TRDGRA0 register. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. Interrupt request generation timing - Compare match - Compare match - TRDCNT_0 register overflow - TRD0 register overflow Write timer counter value Write timer counter value Writing TRDCNT_0 register Writing TRDCNT_0 register Writing TRD0 register Writing TRD0 register Yes Yes		match with GRA_0 register.	_
compare match with the TRDGRA0 register. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. Interrupt request generation timing - Compare match - Compare match - TRDCNT_0 register overflow - TRD0 register overflow Write timer counter value Writing TRDCNT_0 register Writing TRDCNT_0 register Writing TRD0 register Writing TRD0 register Writing TRD0 register Yes Yes			
register. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. Interrupt request generation timing - Compare match - Compare match - TRDCNT_0 register overflow - TRD0 register overflow Write timer counter value Write timer counter value Writing TRDCNT_0 register Writing TRDCNT_0 register Writing TRD0 register Writing TRD0 register Yes Yes			· ·
initial output level selected by bits OLS0 and OLS1 in the TRDFCR register. Interrupt request generation timing - Compare match - Compare match - TRDCNT_0 register overflow - TRD0 register overflow Write timer counter value Write timer counter value Writing TRDCNT_0 register Writing TRDCNT_0 register Writing TRDCNT_0 register Yes Yes			I
Interrupt request - Compare match - Compare match - TRDCNT_0 register overflow - TRD0 register overflow Write timer counter value Write timer counter value Writing TRDCNT_0 register Writing TRDCNT_0 register Writing TRD0 register Writing TRD0 register Writing TRD0 register Yes Yes			
Interrupt request generation timing - Compare match - TRDCNT_0 register overflow - TRD0 register overflow Write timer counter value Write timer counter value Write timer counter value Write timer counter value Ves Yes Yes			· · · · · · · · · · · · · · · · · · ·
generation timing - TRDCNT_0 register overflow - TRD0 register overflow Write timer counter value Write timer counter value Writing TRDCNT_0 register Writing TRDCNT_0 register Writing TRD0 register Writing TRD0 register Writing TRD0 register Yes Yes	Interrupt request	- Compare match	
Write timer counter value Reading TRDCNT_0 register Reading TRD0 register Write timer counter value Writing TRDCNT_0 register Writing TRD0 register Output of the timer is disabled by external Yes Yes		· ·	I
value Write timer counter value Writing TRDCNT_0 register Writing TRD0 register Output of the timer is disabled by external Yes Yes	Write timer counter		
Value Output of the timer is disabled by external Yes Yes			
Output of the timer is disabled by external Yes Yes		Writing TRDCNT_0 register	Writing TRD0 register
disabled by external		Yes	Yes
	•		
199	trigger		

- Note 1. 40-MHz/32-MHz clock derived from the on-chip oscillator
- Note 2. Valid when the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).
- Note 3. f_{CLK} is selected when FRQSEL4 = 0 and f_{HOCO} is selected when FRQSEL4 = 1 in the user option byte (000C2H).
- Remarks. For H8/36109, Timer RD_1 has the same functions as timer RD_0.

 Therefore, the unit number (_0 or _1) is not explicitly mentioned in this section unless otherwise noted.

Table 2.8 Differences between the Reset Synchronous PWM Mode (2/2)

Table 2.0 Differences between the reset Synchronous P with Mode (2/2)		
Item	H8/36109	RL78/G14
	Timer RD	Timer RD
Toggle output in	FTIOC0 pin	TRDIOC0 pin
synchronous with PWM		
cycle		
PWM output 1	FTIOB0 pin	TRDIOB0 pin
PWM output 1	FTIOD0 pin	TRDIOD0 pin
(counter-phase		
waveform of PWM		
output 1)		
PWM output 2	FTIOA1 pin	TRDIOA1 pin
PWM output 2	FTIOC1 pin	TRDIOC1 pin
(counter-phase		
waveform of PWM		
output 2)		
PWM output 3	FTIOB1 pin	TRDIOB1 pin
PWM output 3	FTIOD1 pin	TRDIOD1 pin
(counter-phase		
waveform of PWM		
output 3)		
Select function	- The normal-phase and counter-phase	- The normal-phase and counter-phase
	active level and initial output level are	active level and initial output level are
	selected individually.	selected individually.
	- Buffer operation	- Buffer operation
	- A/D トリガ発生	- Simultaneous operation (A/D trigger
		generation etc.) using ELC

Remarks. For H8/36109,Timer RD_1 has the same functions as timer RD_0.

Therefore, the unit number (_0 or _1) is not explicitly mentioned in this section unless otherwise noted.

2.5 Differences between Complementary PWM mode

The Complementary PWM mode of the timer RD of the H8/36109 correspond to the Complementary PWM mode of the Timer RD of the RL78/G14. Table 2.9 and Table 2.10 shows the differences between the Complementary PWM mode.

Table 2.9 Differences between the Complementary PWM mode (1/2)

Item	H8/36109	RL78/G14
	Timer RD	Timer RD
Control of timer RD input	Setting the MSTTRDi bit in the MSTCR4	Setting the TRD0EN bit in the PER1
clock supply	register to 0 (Initial value)	register to 1
Count clock	φ, φ/2, φ/4, φ/8, φ/32, φ40Μ ^(Note1) ,	fHOCO (Note3), fCLK, fCLK/2, fCLK/4, fCLK/8,
	External clock (Note2)	f _{CLK} /32, TRDCLK input (Note2)
Count mode	Increment or decrement operation. When	Increment or decrement. Registers TRD0
	TRDCNT_0 and GRA_0 are compared	and TRD1 are decremented with the
	and their contents match, the counter is	compare match with registers TRD0 and
	decremented, and when TRDCNT_1	TRDGRA0 during increment operation.
	underflow, the counter is incremented.	When the TRD1 register changes from
		0000H to FFFFH during decrement
		operation, and registers TRD0 and TRD1
PWM 波形	DIMA paris de 4/2 y /m + 2 m y 2	are incremented.
PVVIVI 波形	PWM period: 1/ ϕ × (m + 2 - p) × 2	PWM period: 1/fk × (m + 2 - p) × 2 (Note4)
	Non-overlapped period: p	Dead time: p
	Active level width of normal-phase:	Active level width of normal-phase:
	$1/\phi \times (m-n-p+1) \times 2$	1/fk × (m - n - p + 1) × 2
	Active level width of counter-phase: $1/\phi \times (n + 1 - p) \times 2$	Active level width of counter-phase: 1/fk × (n + 1 - p) × 2
	φ: Frequency of count source	fk: Frequency of count source
	m: Value set in the GRA 0 register	m: Value set in the TRDGRA0 register
	n:	n:
	Value set in the GRB 0 register	Value set in the TRDGRB0 register
	(PWM1 output)	(PWM1 output)
	Value set in the GRA 1 register	TValue set in the TRDGRA1 register
	(PWM2 output)	(PWM2 output)
	Value set in the GRB_1	Value set in the TRDGRB1 register
	(PWM3 output)	(PWM3 output)
	Non-overlapped period:	p: Value set in the TRD0 register
	Value set in the TRDCNT_0 register	
Count start condition	Write 1 to the STR0 bit in the TRDSTR	Write 1 to the TSTART0 bit and TSTART1
	register	bit in the TRDSTR register
Count stop condition	Clear bit CMD1 in TRDFCR to 0, and set	When the CSEL0 bit in the TRDSTR
	channels 0 and 1 to normal operation.	register is set to 1, write 0 to TSTART0 bit
	After setting channels 0 and 1 to normal	and TSTART1 bit. The PWM output pin
	operation, clear bits STR0 and STR1 in	outputs the initial output level selected by
	TRDSTR to 0 and stop TRDCNT_0 and	bits OLS0 and OLS1 in the TRDFCR
	TRDCNT_1.	register.

- Note 1. 40-MHz/32-MHz clock derived from the on-chip oscillator
- Note 2. Valid when the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).
- Note 3. f_{CLK} is selected when FRQSEL4 = 0 and f_{HOCO} is selected when FRQSEL4 = 1 in the user option byte (000C2H).
- Remarks 1. For H8/36109, j = B, C, D i = 0, 1
 Timer RD_1 has the same functions as timer RD_0. Therefore, the unit number (_0 or _1) is not explicitly mentioned in this section unless otherwise noted.

Table 2.10 Differences between the Complementary PWM mode (2/2)

Table 2.10 Differences between the Complementary PWW mode (2/2)		
Item	H8/36109	RL78/G14
	Timer RD	Timer RD
Interrupt request	- Compare match between TRDCNT_0	- Compare match
generation timing	and GRA_0	(content of the TRDi register matches
	- TRDCNT_1 register underflow	content of the TRDGRji register)
	- Compare match	- TRD1 register underflow
	(GRB_0, GRA_1, GRB_1)	
Acquire timer counter	Reading TRDCNT_0, TRDCNT_1 register	Reading TRDi register
value		
Write timer counter value	Writing TRDCNT_0, TRDCNT_1 register	Writing TRDi register
Output of the timer is	Yes	Yes
disabled by external trigger		
Output inverted every 1/2	FTIOC0 pin	TRDIOC0 pin
period of PWM		
PWM1 output normal-	FTIOB0 pin	TRDIOB0 pin
phase output		
PWM1 output counter-	FTIOD0 pin	TRDIOD0 pin
phase output		
PWM2 output normal-	FTIOA1 pin	TRDIOA1 pin
phase output		
PWM2 output counter-	FTIOC1 pin	TRDIOC1 pin
phase output		
PWM3 output normal-	FTIOB1 pin	TRDIOB1 pin
phase output		
PWM3 output counter-	FTIOD1 pin	TRDIOD1 pin
phase output		
Select function	- The normal-phase and counter-phase	- The normal-phase and counter-phase
	active level and initial output level are	active level and initial output level are
	selected individually.	selected individually.
	- Transfer timing from the buffer register	- Transfer timing from the buffer register
	selection	selection
	- A/D conversion start trigger	- Simultaneous operation (A/D trigger
		generation etc.) using ELC

Remarks 1. For H8/36109, j = B, C, D i = 0, 1Timer RD_1 has the same functions as timer RD_0. Therefore, the unit number (_0 or _1) is not explicitly mentioned in this section unless otherwise noted.

2.6 Differences between PWM3 mode

The PWM3 mode of the timer RD of the H8/36109 correspond to the PWM3 mode of the Timer RD of the RL78/G14. Table 2.11 and Table 2.12 shows the differences between the PWM3 mode.

H8/36109 RL78/G14 Item Timer RD Timer RD Control of timer RD Setting the MSTTRDi bit in the MSTCR4 Setting the TRD0EN bit in the PER1 register input clock supply register to 0 (Initial value) ϕ , $\phi/2$, $\phi/4$, $\phi/8$, $\phi/32$, $\phi40M^{(Note1)}$. f_{HOCO} (Note3), f_{CLK} , $f_{CLK}/2$, $f_{CLK}/4$, $f_{CLK}/8$, $f_{CLK}/32$, Count clock TRDCLK input (Note2) External clock (Note2) The TRD0 register is incremented Count mode The TRDCNT0 register is incremented (the TRDCNT1 register is not used) (the TRD1 register is not used) PWM waveform PWM period: $1/\phi \times (m + 1)$ PWM period: $1/fk \times (m + 1)$ Active level width of TRDIOA0 output: Active level width of FTIOA0 output: $1/\phi \times (m-n)$ $1/fk \times (m - n)$ Active level width of FTIOB0 output: Active level width of TRDIOB0 output: $1/\phi \times (p-q)$ $1/fk \times (p - q)$ ϕ : Frequency of count clock fk: Frequency of count source m: Value set in the GRA 0 register m: Value set in the TRDGRA0 register n: Value set in the GRA 1 register n: Value set in the TRDGRA1 register p: Value set in the GRB 0 register p: Value set in the TRDGRB0 register q: Value set in the TRDGRB1 register q: Value set in the GRB 1 register Write 1 to the TSTART0 bit in the TRDSTR Write 1 to the STR0 bit in the TRDSTR Count start condition - When CSTPNi bit in TRDSTR register is - When CSEL0 bit in TRDSTR register is set Count stop condition to 1, write 0 to TSTART0 bit. The PWM set to 1, write 0 to STRi bit. output pin holds the output level before the - When CSTPNi bit in TRDSTR register is set to 0, the count stops at the compare count stops. - When CSEL0 bit in TRDSTR register is set match with the GRA i register. to 0, the count stops at the compare match with the TRDGRA0 register. The PWM output pin holds the level after output change by compare match. Interrupt request - Compare match - Compare match (content of the TRDCNT 0 register (content of the TRD0 register matches generation timing matches content of the GRj i register) content of the TRDGRji register) - TRDCNT 0 register overflow - TRD0 register overflow

Table 2.11 Differences between the PWM3 mode (1/2)

- Note 1. 40-MHz/32-MHz clock derived from the on-chip oscillator
- Note 2. Valid when the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).
- Note 3. f_{CLK} is selected when FRQSEL4 = 0 and f_{HOCO} is selected when FRQSEL4 = 1 in the user option byte (000C2H).
- Remarks 1. For H8/36109, j = B, C, D i = 0, 1
 Timer RD_1 has the same functions as timer RD_0. Therefore, the unit number (_0 or _1) is not explicitly mentioned in this section unless otherwise noted.

Table 2.12 Differences between the PWM3 mode (2/2)

	Table 2.12 Billerenees betteen the t	, ,
Item	H8/36109 Timer RD	RL78/G14 Timer RD
Acquire timer counter value	Reading TRDCNT_0 register	Reading TRD0 register
Write timer counter value	Writing TRDCNT_0 register	Writing TRD0 register
Output of the timer is disabled by external trigger	Yes	Yes
PWM output normal- phase output	FTIOA0 pin	TRDIOA0 pin
PWM output counter- phase output	FTIOB0 pin	TRDIOB0 pin
Select function	Active level selectable for each pinBuffer operationA/D conversion start trigger	- Active level selectable for each pin - Buffer operation - Simultaneous operation (A/D trigger generation etc.) using ELC

Remarks. For H8/36109, $j = B, C, D \quad i = 0, 1$

Timer RD_1 has the same functions as timer RD_0. Therefore, the unit number (_0 or _1) is not explicitly mentioned in this section unless otherwise noted.

3. Comparison between Registers

Table 3.1 to Table 3.5 compares the registers for the H8/36109 Timer RD and the registers for the RL78/G14 Timer RD.

Table 3.1 Comparison between Registers (1/5)

Item	H8/36109	RL78/G14
Control of timer RD input clock	MSTCR4 register	PER1 register
supply	MSTTRD0 bit, MSTTRD1 bit	TRD0EN bit
Timer RD start register	TRDSTR register	
Channel 1 Counter Stop	TRDSTR register	TRDSTR register
	CSTPN1 bit	CSEL1 bit
Channel 0 Counter Stop	TRDSTR register	TRDSTR register
	CSTPN0 bit	CSEL0 bit
Channel 1 Counter Start	TRDSTR register	TRDSTR register
	STR1 bit	TSTART1 bit
Channel 0 Counter Start	TRDSTR register	TRDSTR register
	STR0 bit	TSTART0 bit
Timer RD mode register	TRDMDR register	TRDMR register
Buffer Operation D1	TRDMDR register	TRDMR register
	BFD1 bit	TRDBFD1 bit
Buffer Operation C1	TRDMDR register	TRDMR register
	BFC1 bit	TRDBFC1 bit
Buffer Operation D0	TRDMDR register	TRDMR register
	BFD0 bit	TRDBFD0 bit
Buffer Operation C0	TRDMDR register	TRDMR register
	BFC0 bit	TRDBFC0 bit
Timer Synchronization	TRDMDR register	TRDMR register
	SYNC bit	TRDSYNC bit
Timer RD PWM mode register	TRDPMR register TRDPMR register	
PWM Mode D1	TRDPMR register	TRDPMR register
	PWMD1 bit	TRDPWMD1 bit
PWM Mode C1	TRDPMR register	TRDPMR register
	PWMC1 bit	TRDPWMC1 bit
PWM Mode B1	TRDPMR register	TRDPMR register
	PWMB1 bit	TRDPWMB1 bit
PWM Mode D0	TRDPMR register	TRDPMR register
	PWMD0 bit	TRDPWMD0 bit
PWM Mode C0	TRDPMR register	TRDPMR register
	PWMC0 bit	TRDPWMC0 bit
PWM Mode B0	TRDPMR register	TRDPMR register
	PWMB0 bit	TRDPWMB0 bit

Remarks. For H8/36109, Timer RD_1 has the same functions as timer RD_0.

Therefore, the unit number (_0 or _1) is not explicitly mentioned in this section unless otherwise noted.

Table 3.2 Comparison between Registers (2/5)

I able 3.2 Comparison between Registers (2/5) H8/36109 RL78/G14			
	RL78/G14		
•	TRDFCR register		
	TRDFCR register		
	PWM3 bit		
	TRDFCR register		
STCLK bit	STCLK bit		
TRDFCR register	None		
ADEG bit			
TRDFCR register	None		
ADTRG bit			
TRDFCR register	TRDFCR register		
OLS1 bit	OLS1 bit		
TRDFCR register	TRDFCR register		
OLS0 bit	OLS0 bit		
TRDFCR register	TRDFCR register		
CMD1 bit, CMD0 bit	CMD1 bit, CMD0 bit		
TRDOER1 register	TRDOER1 register		
TRDOER1 register	TRDOER1 register		
ED1 bit	ED1 bit		
TRDOER1 register	TRDOER1 register		
EC1 bit	EC1 bit		
TRDOER1 register	TRDOER1 register		
EB1 bit	EB1 bit		
TRDOER1 register TRDOER1 register			
EA1 bit	EA1 bit		
TRDOER1 register	TRDOER1 register		
ED0 bit	ED0 bit		
TRDOER1 register	TRDOER1 register		
EC0 bit	EC0 bit		
TRDOER1 register	TRDOER1 register		
EB0 bit	EB0 bit		
TRDOER1 register	TRDOER1 register		
EA0 bit	EA0 bit		
TRDOER2 register	TRDOER2 register		
TRDOER2 register	TRDOER2 register		
_	TRDPTO bit		
None	TRDOER2 register		
	TRDSHUTS bit		
	TRDFCR register TRDFCR register PWM3 bit TRDFCR register STCLK bit TRDFCR register ADEG bit TRDFCR register ADTRG bit TRDFCR register OLS1 bit TRDFCR register OLS1 bit TRDFCR register OLS0 bit TRDFCR register CMD1 bit, CMD0 bit TRDOER1 register ED1 bit TRDOER1 register EC1 bit TRDOER1 register EB1 bit TRDOER1 register EB1 bit TRDOER1 register EA1 bit TRDOER1 register EA0 bit TRDOER1 register EO0 bit TRDOER1 register EO0 bit TRDOER1 register EA0 bit TRDOER1 register EA0 bit TRDOER2 register TRDOER2 register TRDOER2 register PTO bit		

Remarks. For H8/36109,Timer RD_1 has the same functions as timer RD_0.

Therefore, the unit number (_0 or _1) is not explicitly mentioned in this section unless otherwise noted.

Table 3.3 Comparison between Registers (3/5)

Item	H8/36109	RL78/G14	
Timer RD Output Control Register	TRDOCR register	TRDOCR register	
Output Level Select D1	TRDOCR register	TRDOCR register	
·	TOD1 bit	TOD1 bit	
Output Level Select C1	TRDOCR register	TRDOCR register	
	TOC1 bit	TOC1 bit	
Output Level Select B1	TRDOCR register	TRDOCR register	
	TOB1 bit	TOB1 bit	
Output Level Select A1	TRDOCR register TRDOCR register		
	TOA1 bit	TOA1 bit	
Output Level Select D0	TRDOCR register	TRDOCR register	
	TOD0 bit	TOD0 bit	
Output Level Select C0	TRDOCR register	TRDOCR register	
	TOC0 bit	TOC0 bit	
Output Level Select B0	TRDOCR register	TRDOCR register	
	TOB0 bit	TOB0 bit	
Output Level Select A0	TRDOCR register	TRDOCR register	
	TOA0 bit	TOA0 bit	
Timer RD Counter_0	TRDCNT_0 register	TRD0 register	
Timer RD Counter_1	TRDCNT_1 register	TRD1 register	
General Register A_0	GRA_0 register	TRDGRA0 register	
General Register B_0	GRB_0 register TRDGRB0 register		
General Register C_0	GRC_0 register	TRDGRC0 register	
General Register D_0	GRD_0 register	TRDGRD0 register	
General Register A_1	GRA_1 register TRDGRA1 register		
General Register B_1	GRB_1 register TRDGRB1 register		
General Register C_1	GRC_1 register TRDGRC1 register		
General Register D_1	GRD_1 register TRDGRD1 register		
Timer RD I/O Control Register	TRDCR register TRDCRi register		
Counter Clear 2 to 0	TRDCR register	TRDCRi register	
	CCLR2 - CCLR0 bit	CCLR2 - CCLR0 bit	
Clock Edge 1 and 0	TRDCR register TRDCRi register		
	CKEG1 bit, CKEG0 bit	CKEG1 bit, CKEG0 bit	
Time Prescaler 2 to 0	TRDCR register	TRDCRi register	
	TPSC2 - TPSC0 bit	TCK2 - TCK0 bit	

Remarks. For H8/36109, Timer RD_1 has the same functions as timer RD_0.

Therefore, the unit number (_0 or _1) is not explicitly mentioned in this section unless otherwise noted.

Table 3.4 Comparison between Registers (4/5)

Item	H8/36109	RL78/G14	
Timer RD I/O Control Register A	TRDIORA register	TRDIORAi register	
I/O Control B2	TRDIORA register	TRDIORAi register	
I/O GONITOL BZ	IOB2 bit	IOB2 bit	
I/O Control B1, B0	TRDIORA register	TRDIORAi register	
70 Control B1, B0	IOB1, IOB0 bit	IOB1, IOB0 bit	
I/O Control A2	TRDIORA register	TRDIORAi register	
1/0 00mmor/12	IOA2 bit	IOA2 bit	
I/O Control A1, A0	TRDIORA register	TRDIORAi register	
" Control 7(1, 7(c	IOA1 bit, IOA0 bit	IOA1 bit, IOA0 bit	
Timer RD I/O Control Register C	TRDIORC register	TRDIORCi register	
I/O Control D3	TRDIORC register	TRDIORCi register	
"O Control Bo	IOD3 bit	IOD3 bit	
I/O Control D2	TRDIORC register	TRDIORCi register	
WO COMMON BZ	IOD2 bit	IOD2 bit	
I/O Control D1, D0	TRDIORC register	TRDIORCi register	
., 0 00 0, 20	IOD1, IOD0 bit	IOD1, IOD0 bit	
I/O Control C3	TRDIORC register	TRDIORCi register	
	IOC3 bit	IOC3 bit	
I/O Control C2	TRDIORC register	TRDIORCi register	
	IOC2 bit	IOC2 bit	
I/O Control C1, C0	TRDIORC register	TRDIORCi register	
	IOC1 bit, IOC0 bit	IOC1 bit, IOC0 bit	
Timer RD Status Register	TRDSR register	TRDSRi register	
Underflow Flag	TRDSR register	TRDSR1 register	
	UDF bit	UDF bit	
Overflow Flag	TRDSR register	TRDSRi register	
	OVF bit	OVF bit	
Input Capture/Compare Match	TRDSR register	TRDSRi register	
Flag D	IMFD bit	IMFD bit	
Input Capture/Compare Match	TRDSR register	TRDSRi register	
Flag C	IMFC bit	IMFC bit	
Input Capture/Compare Match	TRDSR register	TRDSRi register	
Flag B	IMFB bit	IMFB bit	
Input Capture/Compare Match	TRDSR register	TRDSRi register	
Flag A	IMFA bit	IMFA bit	

Remarks. For H8/36109, Timer RD_1 has the same functions as timer RD_0.

Therefore, the unit number (_0 or _1) is not explicitly mentioned in this section unless otherwise noted.

Table 3.5 Comparison between Registers (5/5)

Item	H8/36109	RL78/G14
Timer RD Interrupt Enable Register	TRDIER register	TRDIERi register
Overflow Interrupt Enable	TRDIER register OVIE bit	TRDIERi register OVIE bit
law it Cantuna/Cananana Matak		
Input Capture/Compare Match Interrupt Enable D	TRDIER register IMIED bit	TRDIERi register IMIED bit
•		
Input Capture/Compare Match Interrupt Enable C	TRDIER register	TRDIERi register
· · · · · · · · · · · · · · · · · · ·	IMIEC bit	IMIEC bit
Input Capture/Compare Match Interrupt Enable B	TRDIER register	TRDIERi register
	IMIEB bit	IMIEB bit
Input Capture/Compare Match	TRDIER register	TRDIERi register
Interrupt Enable A	IMIEA bit	IMIEA bit
PWM Mode Output Level Control Register	POCR register	TRDPOCRi register
PWM Mode Output Level Control D	POCR register	TRDPOCRi register
	POLD bit	POLD bit
PWM Mode Output Level Control C	POCR register	TRDPOCRi register
	POLC bit	POLC bit
PWM Mode Output Level Control B	POCR register	TRDPOCRi register
	POLB bit	POLB bit
Timer RD Digital Filtering Function Select Register	TRDDF register	TRDDFi register
Select the clock to be used by the	TRDDF register	TRDDFi register
digital filter	DFCK1 bit, DFCK0 bit	DFCK1 bit, DFCK0 bit
Enables or disables the digital filter	TRDDF register	TRDDFi register
for the FTIOD pin	DFD bit	DFD bit
Enables or disables the digital filter	TRDDF register	TRDDFi register
for the FTIOC pin	DFC bit	DFC bit
Enables or disables the digital filter	TRDDF register	TRDDFi register
for the FTIOB pin	DFB bit	DFB bit
Enables or disables the digital filter	TRDDF register	TRDDFi register
for the FTIOA pin	DFA bit	DFA bit
Timer RD ELC register	None	TRDELC register

Remarks. For H8/36109,Timer RD_1 has the same functions as timer RD_0.

Therefore, the unit number (_0 or _1) is not explicitly mentioned in this section unless otherwise noted.

4. Sample Code for Timer RD

The sample code for the Timer RD is explained in the following application notes.

- RL78/G14 Timer RD Using Input Capture Function and Output Compare Function CC-RL (R01AN 2852)
- RL78/G14 Timer RD in Timer Mode (PWM Function) CC-RL (R01AN2851)
- RL78/G14 Timer RD in Reset Synchronous PWM Mode CC-RL (R01AN2506)
- RL78/G14 Timer RD in Complementary PWM Mode CC-RL (R01AN2572)
- RL78/G14 Timer RD in PWM3 Mode CC-RL (R01AN2781)

5. Documents for Reference

User's Manual:

- RL78/G14 User's Manual: Hardware (R01UH0186)
- H8/36109 Group User's Manual: Hardware (R01UH0294)

The latest versions can be downloaded from the Renesas Electronics website.

Technical Update/Technical News:

The latest information can be downloaded from the Renesas Electronics website.



Revision History

		Description	
Rev.	Date	Page	Summary
1.00	Jan.23, 2020	-	First edition issued

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

- 6. Voltage application waveform at input pin
 - Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).
- 7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.