

RL78/G13

R01AN0463EJ0200 Rev. 2.00 Dec. 27, 2013

Serial Interface IICA (for Slave Transmission/Reception)

Introduction

This application note describes slave transmission and reception implemented via the serial interface IICA. Using IICA, the single master system described here performs slave operation (address reception, and data transmission and reception).

Target Device

RL78/G13

When applying the sample program covered in this application note to another microcomputer, modify the program according to the specifications for the target microcomputer and conduct an extensive evaluation of the modified program.



Contents

1.	Spe	ecific	cations	3
2.	Ор	eratio	on Check Conditions	18
3.	Rel	ated	Application Note	18
4.	Des 4.1 4.2	Har	tion of the Hardwaredware Configuration Exampleof Pins to be Used	19
5.	5.1 5.2 5.3 5.4 5.5	Ope List List List List	tion of the Software eration Outline of Option Byte Settings of Constants of Variables of Functions	20 21 21 22 22
	5.6 5.7		ction Specificationswcharts	
	5.7		Initialization Function	
	5.7 5.7		System Function	
	5.7	7.4	CPU Clock Setup	
	5.7	_	Serial Interface IICA Setup	
	5.7		Main Processing	
	5.7 5.7		IICA0 Reception Preparation Function	
	5.7 5.7	-	IICA0 Interrupt Processing	
	_	_		
	5.7			
6.	Sar	mple	Code	44
7.	Do	cume	ents for Reference	44

1. Specifications


This application note describes how the single master system performs slave transmission and reception (address reception, and data transmission and reception) through the serial interface IICA.

Table 1.1 lists the peripheral function to be used and its use. Figure 1.1 presents an overview of IIC communication.

Figures 1.2 through 1.8 show timing charts for explaining the IIC communication.

Table 1.1 Peripheral Function to be Used and Its Use

Peripheral Function	Use			
Serial interface IICA	IIC slave transmission/reception in a single master system (using the SCLA0 and SDAA0 pins)			



Address reception: Each device connected to the IIC bus has a unique address. Each device receives the address of a transfer destination (slave) from the master. That is, it receives one byte of data consisting of 7 bits (indicating the address) and 1 bit (indicating the transfer direction). The slave generates an acknowledgement after receiving one byte of data.

Data transmission/reception: The slave sends/receives data to/from the master after receiving the address.

Figure 1.1 Overview of IIC Communication



(1) Master-to-slave communication 1 (start condition – address – data)




Figure 1.2 IIC Communication Timing Chart (Master-to-Slave Communication Example) (1/4)

- (1) The start condition trigger is set (STT0 = 1) on the master side. Then, the SDAA0 line falls, thereby generating a start condition. Later, when the start condition is detected (STD0 = 1), the master enters a master device communication state (MSTS0 = 1). The SCLA0 line falls at the end of the hold period. This completes preparations for communication.
- (2) The values of the address and data direction bit W (transmission) are written to the IICA0 register on the master side. Then, the slave address is transmitted.
- (3) If the received address and slave address match ^{Note}, the slave hardware sends ACK0 to the master. When the ninth clock signal rises, the master detects ACK (ACKD0 = 1).
- (4) When the ninth clock signal falls, an address transmission end interrupt (INTIICA0) occurs on the master side. If the addresses match, an address match interrupt (INTIICA0) occurs on the slave side. Both the master and the slave which has the matching address enter a wait state (SCLA0 line: Low)^{Note}.
- (5) The master writes transmit data to the IICA0 register and cancels the wait.
- (6) The slave selects an 8-clock wait (WTIM0 = 0) because it receives data. When the slave cancels the wait (WREL0 = 1), the master starts transferring data to the slave.

Note: If the received address and local address do not match, the slave does not return ACK to the master (NACK). The INTIICA0 interrupt (address match interrupt) does not occur on the slave side and thus the slave does not enter a wait state. However, the INTIICA0 interrupt (address transmission end interrupt) occurs on the master side regardless of whether the master receives ACK or NACK.

(2) Master-to-slave communication 2 (address – data – data)




Figure 1.3 IIC Communication Timing Chart (Master-to-Slave Communication Example) (2/4)

- (3) If the received address and slave address match Note, the slave hardware sends ACK to the master. When the ninth clock signal rises, the master detects ACK (ACKD0 = 1).
- (4) When the ninth clock signal falls, an address transmission end interrupt (INTIICA0) occurs on the master side. If the addresses match, an address match interrupt (INTIICA0) occurs on the slave side. Both the master and the slave which has the matching address enter a wait state (SCLA0 line: Low).
- (5) The master writes transmit data to the IICA0 register and cancels the wait.
- (6) The slave selects an 8-clock wait (WTIM0 = 0) because it receives data. When the slave cancels the wait (WREL0 = 1), the master starts transferring data to the slave.
- (7) When the eighth clock signal falls after the data transfer, the slave hardware generates a wait (SCLA0 line: Low) and a transfer end interrupt (INTIICA0) occurs on the slave side.
- (8) When the slave reads the receive data and cancels the wait (WREL0 = 1), the slave sends ACK to the master. When the ninth clock signal rises, the master detects ACK (ACKD0 = 1).
- (9) When the ninth clock signal falls, the master generates a wait (SCLA0 line: Low) and a transfer end interrupt (INTIICA0) occurs on the master side.
- (10) The master writes transmit data to the IICA0 register and cancels the wait. Then, the master starts transferring data to the slave.

Note: If the received address and local address do not match, the slave does not return ACK to the master (NACK). The INTIICA0 interrupt (address match interrupt) does not occur on the slave side and thus the slave does not enter a wait state. However, the INTIICA0 interrupt (address transmission end interrupt) occurs on the master side regardless of whether the master receives ACK or NACK.

Page 7 of 44 R01AN0463EJ0200 Rev. 2.00 RENESAS Dec. 27, 2013

(3) Master-to-slave communication 3 (data – data – stop condition)




Figure 1.4 IIC Communication Timing Chart (Master-to-Slave Communication Example) (3/4)

- (7) When the eighth clock signal falls after the data transfer, the slave hardware generates a wait (SCLA0 line: Low) and a transfer end interrupt (INTIICA0) occurs on the slave side.
- (8) When the slave reads the receive data and cancels the wait (WREL0 = 1), the slave sends ACK to the master. When the ninth clock signal rises, the master detects ACK (ACKD0 = 1).
- (9) When the ninth clock signal falls, the master generates a wait (SCLA0 line: Low) and an address transmission end interrupt (INTIICA0) occurs on the master side.
- (10) The master writes transmit data to the IICA0 register and cancels the wait. Then, the master starts transferring the data to the slave.
- (11) When the eighth clock signal falls after the data transfer, the slave hardware generates a wait (SCLA0 line: Low) and a transfer end interrupt (INTIICA0) occurs on the slave side.
- (12) When the slave reads the receive data and cancels the wait (WREL0 = 1), the slave sends ACK to the master. When the ninth clock signal rises, the master detects ACK (ACKD0 = 1).
- (13) When the ninth clock signal falls, the master generates a wait (SCLA0 line: Low) and a transfer end interrupt (INTIICA0) occurs on the master side.
- (14) When the stop condition trigger is set (SPT0 = 1), the SDAA0 line falls and the SCLA0 line rises. Upon the elapse of the stop condition setup time, the SDAA0 line rises, thereby generating a stop condition.
- (15) When the stop condition is generated, the slave detects it (SPD0 = 1) and a IICA0 interrupt (stop condition interrupt) occurs on the slave side.

R01AN0463EJ0200 Rev. 2.00

Dec. 27, 2013

Page 9 of 44

(4) Master-to-slave communication 4 (data – restart condition – address)




Figure 1.5 IIC Communication Timing Chart (Master-to-Slave Communication Example) (4/4)

- (7) When the eighth clock signal falls after the data transfer, the slave hardware generates a wait (SCLA0 line: Low) and a transfer end interrupt (INTIICA0) occurs on the slave side.
- (8) The slave reads the receive data and cancels the wait (WREL0 = 1). Then, the slave sends ACK to the master. When the ninth clock signal rises, the master detects ACK (ACKD0 = 1).
- (9) When the ninth clock signal falls, the master generates a wait (SCLA0 line: Low) and a transfer end interrupt (INTIICA0) occurs on the master side.
- (10) The start condition trigger is set (STT0 = 1) on the master side again. Then, the SCLA0 line rises. Upon the elapse of the restart condition setup time, the SDAA0 line falls, thereby generating a start condition. Later, at the end of the hold period after the start condition is detected (STD0 = 1), the bus clock line falls, thereby completing preparations for communication.
- (11) The master writes the slave address to the IICA0 register and starts transferring the address to the slave.

(5) Slave-to-master communication 1 (start condition – address – data)




Figure 1.6 IIC Communication Timing Chart (Slave-to-Master Communication Example) (1/3)

- (1) The start condition trigger is set (STT0 = 1) on the master side. Then, the SDAA0 line falls, thereby generating a start condition. Later, when the start condition is detected (STD0 = 1), the master enters a master device communication state (MSTS0 = 1). The SCLA0 line falls at the end of the hold period. This completes preparations for communication.
- (2) The values of the address and data direction bit R (reception) are written to the IICA0 register on the master side. Then, the slave address is transmitted.
- (3) If the received address and slave address match Note , the slave hardware sends ACK to the master. When the ninth clock signal rises, the master detects ACK (ACKD0 = 1).
- (4) When the ninth clock signal falls, an address transmission end interrupt (INTIICA0) occurs on the master side. If the addresses match, an address match interrupt (INTIICA0) occurs on the slave side. Both the master and the slave which has the matching address enter a wait state (SCLA0 line: Low).
- (5) The master selects an 8-clock wait (WTIM0 = 0) because it receives data.
- (6) The slave writes transmit data to the IICA0 register and cancels the wait.
- (7) When the master cancels the wait (WREL0 = 1), the slave starts transferring data to the master.

Note: If the received address and local address do not match, the slave does not return ACK to the master (NACK). The INTIICA0 interrupt (address match interrupt) does not occur on the slave side and thus the slave does not enter a wait state. However, the INTIICA0 interrupt (address transmission end interrupt) occurs on the master side regardless of whether the master receives ACK or NACK.

R01AN0463EJ0200 Rev. 2.00

(6) Slave-to-master communication 2 (address – data – data)




Figure 1.7 IIC Communication Timing Chart (Slave-to-Master Communication Example) (2/3)




- (3) If the received address and slave address match ^{Note}, the slave hardware sends ACK to the master. When the ninth clock signal rises, the master detects ACK (ACKD0 = 1).
- (4) When the ninth clock signal falls, an address transmission end interrupt (INTIICA0) occurs on the master side. If the addresses match, an address match interrupt (INTIICA0) occurs on the slave side. Both the master and the slave which has the matching address enter a wait state (SCLA0 line: Low).
- (5) The master selects an 8-clock wait (WTIM0 = 0) because it receives data.
- (6) The slave writes transmit data to the IICA0 register and cancels the wait.
- (7) When the master cancels the wait (WREL0 = 1), the slave starts transferring data to the master.
- (8) When the eighth clock signal falls, the master generates a wait (SCLA0 line: Low) and a transfer end interrupt (INTIICA0) occurs on the master side. The master hardware sends ACK to the slave.
- (9) The master reads the receive data and cancels the wait (WREL0 = 1).
- (10) When the ninth clock signal rises, the slave detects ACK (ACKD0 = 1).
- (11) When the ninth clock signal falls, the slave generates a wait (SCLA0 line: Low) and a transfer end interrupt (INTIICA0) occurs on the slave side.
- (12) The slave writes transmit data to the IICA0 register and cancels the wait. Then, the slave starts transferring data to the master.

Note: If the received address and local address do not match, the slave does not return ACK to the master (NACK). The INTIICA0 interrupt (address match interrupt) does not occur on the slave side and thus the slave does not enter a wait state. However, the INTIICA0 interrupt (address transmission end interrupt) occurs on the master side regardless of whether the master receives ACK or NACK.




(7) Slave-to-master communication 3 (data – data – stop condition)



IIC Communication Timing Chart (Slave-to-Master Communication Example) (3/3)

RENESAS Dec. 27, 2013

- (8) When the eighth clock signal falls, the master generates a wait (SCLA0 line: Low) and a transfer end interrupt (INTIICA0) occurs on the master side. The master hardware sends ACK to the slave.
- (9) The master reads the receive data and cancels the wait (WREL0 = 1).
- (10) When the ninth clock signal rises, the slave detects ACK (ACKD0 = 1).
- (11) When the ninth clock signal falls, the slave generates a wait (SCLA0 line: Low) and a transfer end interrupt (INTIICA0) occurs on the slave side.
- (12) The slave writes transmit data to the IICA0 register and cancels the wait. Then, the slave starts transferring data to the master
- (13) When the eighth clock signal falls, a transfer end interrupt (INTIICA0) occurs on the master side and the master generates a wait (SCLA0 line: Low). The master hardware sends ACK to the slave.
- (14) The master sets a NACK response (ACKE0 = 0) to inform the slave that the master has sent the last data (at the end of communication). Then, the master changes the wait time to 9 clock periods (WTIM0 = 1).
- (15) After the master cancels the wait (WREL0 = 1), the slave detects NACK (ACKD0 = 0) at the rising edge of the ninth clock signal.
- (16) When the ninth clock signal falls, the master and slave generate a wait (SCLA0 line: Low) and a transfer end interrupt (INTIICA0) occurs on the master and slave sides.
- (17) When the master issues a stop condition (SPT0 = 1), the SDAA0 line falls, thereby canceling the wait on the master side. Later, the master waits until the SCLA0 line rises.
- (18) The slave cancels the wait (WREL0 = 1) to terminate communication. Then, the SCLA0 line rises,
- (19) The master confirms that the SCLA0 line has risen. Upon the elapse of the stop condition setup time after this confirmation, the master makes the SDAA0 line rise and issues a stop condition. When the stop condition is generated, the slave detects the stop condition (SPD0 = 1) and a stop condition interrupt (INTIICA0) occurs on the master and slave sides.



2. Operation Check Conditions

The sample code contained in this application note has been checked under the conditions listed in the table below.

Table 2.1 Operation Check Conditions

Item	Description
Microcontroller used	RL78/G13 (R5F100LEA)
Operating frequency	High-speed on-chip oscillator (HOCO) clock: 32 MHz
	CPU/peripheral hardware clock: 32 MHz
Operating voltage	5.0 V (Operation is possible over a voltage range of 2.9 V to 5.5 V.)
	LVD operation (VLVI): Reset mode which uses 2.81 V (2.76 V to 2.87 V)
Integrated development	CubeSuite+ V1.00.01 from Renesas Electronics Corp.
environment (CubeSuite+)	
C compiler (CubeSuite+)	CA78K0R V1.20 from Renesas Electronics Corp.
Integrated development	e2studio V2.0.1.3 from Renesas Electronics Corp.
environment (e2studio)	
C compiler (e2studio)	KPIT GNURL78-ELF Toolchain V13.02 from Renesas Electronics Corp.
Integrated development	IAR Embedded Workbench for Renesas RL78 V1.30.2
environment (IAR)	
C compiler (IAR)	IAR C/C++ Compiler for Renesas RL78 V1.30.2

3. Related Application Note

The application notes that are related to this application note are listed below for reference.

- RL78/G13 Initialization (R01AN0451EJ0100) Application Note
- RL78/G13 Serial Interface IICA (for Master Transmission/Reception) (R01AN0462EJ0100) Application Note

R01AN0463EJ0200 Rev. 2.00 Dec. 27, 2013

RENESAS

4. Description of the Hardware

4.1 Hardware Configuration Example

Figure 4.1 shows an example of hardware configuration that is used for this application note.




Figure 4.1 Hardware Configuration

- Cautions: 1. The purpose of this circuit is only to provide the connection outline and the circuit is simplified accordingly. When designing and implementing an actual circuit, provide proper pin treatment and make sure that the hardware's electrical specifications are met (connect the input-only ports separately to V_{DD} or V_{SS} via a resistor).
 - 2. Connect any pins whose name begins with EV_{SS} to V_{SS} and any pins whose name begins with EV_{DD} to V_{DD} , respectively.
 - 3. V_{DD} must be held at not lower than the reset release voltage (V_{LVI}) that is specified as LVD.

4.2 List of Pins to be Used

Table 4.1 lists the pins to be used and their functions.

Table 4.1 Pins to be Used and their Functions

Pin Name	1/0	Description
P60/SCLA0	Input/Output	IICA0 serial clock I/O pin
P61/SDAA0	Input/Output	IICA0 serial data transmission/reception pin

5. **Description of the Software**

5.1 **Operation Outline**

The sample program covered in this application note provides IICA slave transmission and reception (address reception, and data transmission and reception) through the serial interface IICA.

- (1) Initialize serial interface IICA.
- <Conditions for setting>
- Select the fast mode as the operation mode.
- Set the transfer clock frequency to 400 kHz.
- Set the local address to 0xA0.
- Turn the digital filter on
- Generate an interrupt in response to the ninth clock signal
- Disable stop condition interrupts.
- Use the P60/SCLA0 pin for transfer clock input and the P61/SDAA0 pin for data transmission/reception.
- (2) Get the communication buffer (16 bytes) ready for use.
- (3) After initialization is completed, use the wakeup function of IICA to reduce the power consumption. Execute a STOP instruction and wait for an interrupt (INTIICA0) to occur indicating the reception of the local address or extension code.
- (4) When the local address or extension code is received, perform wakeup operation and start data communication.
- (5) Receive data from the master side. This data (16 bytes) is stored in the communication buffer sequentially. After the communication is completed, store transmit data (16 bytes) in the communication buffer in preparation for the next transmission.
- (6) Use the wakeup function of IICA. Execute a STOP instruction and wait for an interrupt (INTIICA0) to occur indicating the reception of the local address or extension code.
- (7) After the wakeup, transmit data (16 bytes) to the master sequentially.
- (8) Repeat steps (2) to (7).

Caution: This sample code is related to RL78/G13 Serial Interface IICA (for Master Transmission/Reception) (R01AN0462EJ0100) Application Note only.

The conditions for completion of communication are as follows: detection of a stop condition during data reception, completion of transmission/reception of 16-byte data, or NACK detection. When communication is completed, the next processing is started (for example, when reception is completed, transmission is started).

5.2 List of Option Byte Settings

Table 5.1 summarizes the settings of the option bytes.

Table 5.1 Option Byte Settings

Address	Value	Description
000C0H/010C0H	01101110B	Disables the watchdog timer.
		(Stops counting after the release from the reset state.)
000C1H/010C1H	01111111B	LVD reset mode, 2.81 V (2.76 V to 2.87 V)
000C2H/010C2H	11101000B	HS mode, HOCO: 32 MHz
000C3H/010C3H	10000101B	Enables the on-chip debugger.

5.3 List of Constants

Table 5.2 lists the constants that are used in this sample program.

Table 5.2 Constants for the Sample Program

Constant	Setting	Description
DATA_LENGTH	0x10	IIC transmit/receive data length
_80_IICA_STATUS_MASTER	0x80	Constant for determining the IICS0 value (mask for reading the master state check flag value)
_80_IICA_ADDRESS_COMPLETE	0x80	Variable g_lica0SlaveStatusFlag setting (address transmission complete state)
MD_NAK	0x02U	NAK response
MD_ERROR	0x80U	Addresses do not match



5.4 List of Variables

Table 5.3 lists the global variables that are used in this sample program.

Table 5.3 Global Variables for the Sample Program

Туре	Variable Name	Contents	Function Used
uint8_t	g_lica0SlaveStatusFlag	IICA0 slave flag	R_IICA0_Slave_Send()
			R_IICA0_Slave_Receive()
			R_IICA0_SlaveHandler()
			R_IICA0_Callback_Slave_Error()
			main()
uint8_t *	g_plica0RxAddress	IICA0 receive buffer	R_IICA0_Slave_Receive()
		address	R_IICA0_SlaveHandler()
uint16 t	g_lica0RxLen	IICA0 receive data length	R_IICA0_Slave_Receive()
unit 10_t	g_iicaukkteii		R_IICA0_SlaveHandler()
uint16 t	a licaOByCat	IICA0 receive data count	R_IICA0_Slave_Receive()
uint16_t	g_lica0RxCnt		R_IICA0_SlaveHandler()
uint0 + *	g plica0TyAddross	IICA0 transmit buffer	R_IICA0_Slave_Send()
uint8_t *	g_plica0TxAddress	address	R_IICA0_SlaveHandler()
uint16 t	g_lica0TxCnt	IICA0 transmit data count	R_IICA0_Slave_Send()
unit 10_t	g_iicao i xciii		R_IICA0_SlaveHandler()
static uint8_t	rx_data[DATA_LENGTH]	Data receive buffer	R_IICA0_Slave_Send()
			R_IICA0_Slave_Receive()
static uint8_t	direction	Transmission direction	main()
		flag	R_RxPreparation()
			R_TxPreparation()

5.5 List of Functions

Table 5.4 summarizes the functions that are used in this sample program.

Table 5.4 Functions

Function Name	Outline
R_RxPreparation	Reception preparation
R_TxPreparation	Transmission preparation
R_IICA0_Slave_Receive	Slave reception setting
R_IICA0_Slave_Send	Slave transmission setting
R_IICA0_Interrupt	IICA0 interrupt handler
R_IICA0_SlaveHandler	Slave operation during an interrupt
R_IICA0_Callback_Slave_Error	Transmission/reception error processing

R01AN0463EJ0200 Rev. 2.00

5.6 Function Specifications

This section describes the specifications for the functions that are used in this sample program.

[Function Name] R_RxPreparation

Synopsis Reception preparation

Header -

Declaration void R_RxPreparation(void)

Explanation Prepares for data reception, and clears the IICA0 slave flag.

Arguments None
Return value None
Remarks None

[Function Name] R_TxPreparation

Synopsis Transmission preparation

Header -

Declaration void R_TxPreparation(void)

Explanation Prepares for data transmission, and clears the IICA0 slave flag.

Arguments None
Return value None
Remarks None

[Function Name] R IICAO Slave Receive

Synopsis Slave reception setting

Header r_cg_serial.h

Declaration void R_IICA0_Slave_Receive(uint8_t *rxbuf and uint16_t rxnum)

Explanation Specifies the slave reception mode.

Arguments rxbuf Receive data buffer address

rxnum Receive data length

Return value None Remarks None

[Function Name] R_IICA0_Slave_Send

Synopsis Slave transmission setting

Header r_cg_serial.h

Declaration void R_IICA0_Slave_Send(uint8_t *txbuf and uint16_t txnum)

Explanation Specifies the slave transmission mode.

Arguments txbuf Transmit data buffer address

txnum Transmit data length

Return value None **Remarks** None

[Function Name] R_IICA0_Interrupt

IICA0 interrupt handler **Synopsis**

Header

Declaration interrupt void R IICA0 Interrupt(void) **Explanation** Interrupt handler for IICA0 interrupt.

Arguments None Return value None

Remarks In this sample code, in order to meet the specifications, a statement to disable the

> wakeup function is added to the beginning of this function, which is generated by the code generator. If the wakeup function is enabled, reading from the IICS0 register is

prohibited.

[Function Name] R_IICA0_SlaveHandler

Synopsis Slave operation during interruption

Header r cg serial.h

Declaration void R IICA0 SlaveHandler(void)

Performs slave transmission and reception during IICA0 interrupt handling. **Explanation**

Arguments None Return value None

Remarks In this sample code, the statement to disable acknowledgement of the interrupt that

occurs with the eighth clock signal during the reception of the last data (ACKE0 = 0) is deleted from this function, which is generated by the code generator, so that ACK

is output after all the data is received.

[Function Name] R_IICA0_Callback_Slave_Error

Transmission/reception error processing **Synopsis**

Header r_cg_serial.h

Declaration void R_IICA0_Callback_Slave_Error(MD_STATUS flag)

Handles, during IICA0 interrupt handling, errors that occur when addresses do not **Explanation**

match or NAK is received.

flag Error status **Arguments**

Return value None Remarks None

R01AN0463EJ0200 Rev. 2.00

Page 24 of 44 RENESAS Dec. 27, 2013

5.7 Flowcharts

Figure 5.1 shows the overall flow of the sample program described in this application note.




Figure 5.1 Overall Flow

5.7.1 Initialization Function

Figure 5.2 shows the flowchart for the initialization function.




Figure 5.2 Initialization Function

Note: The __low_level_init function initializes the system in the IAR Workbench IDE-Oriented sample code.

5.7.2 System Function

Figure 5.3 shows the flowchart for the system function.




Figure 5.3 System Function

5.7.3 I/O Port Setup

Figure 5.4 shows the flowchart for I/O port setup.




Figure 5.4 I/O Port Setup

Note: Refer to the section entitled "Flowcharts" in RL78/G13 Initialization Application Note (R01AN0451EJ0100) for the configuration of the unused ports.

Caution: Provide proper treatment for unused pins so that their electrical specifications are observed. Connect each of any unused input-only ports to V_{DD} or V_{SS} via separate resistors.

5.7.4 CPU Clock Setup

Figure 5.5 shows the flowchart for setting up the CPU clock.




Figure 5.5 CPU Clock Setup

Caution: For details on the procedure for setting up the CPU clock (R_CGC_Create ()), refer to the section entitled "Flowcharts" in RL78/G13 Initialization Application Note (R01AN0451EJ0100).

5.7.5 Serial Interface IICA Setup

Figures 5.6 shows the flowchart for serial interface IICA setup.




Figure 5.6 Serial Interface IICA Setup

Starting clock signal supply to serial interface IICA0

• Peripheral enable register 0 (PER0) Start supplying clock signals to IICA0 by using IICAEN.

Symbol: PER0

7	6	5	4	3	2	1	0
RTCEN	IICA1EN	ADCEN	IICA0EN	SAU1EN	SAU0EN	TAU1EN	TAU0EN
Х	х	Х	1	Х	Х	х	Х

Bit 4

IICA0EN	Serial interface IICA0 input clock control				
0	Stops supply of input clock.				
1	Enables supply of input clock.				

Caution: For details on the register setup procedures, refer to RL78/G13 User's Manual: Hardware.



Setting up the IICA0 operation mode

IICA control register 01 (IICCTL01)
 Select an operation clock frequency.
 Turn the digital filter on.
 Select the fast mode.
 Disable the wakeup function.

Symbol: IICCTL01

7	6	5	4	3	2	1	0
WUP0	0	CLD0	DAD0	SMC0	DFC0	0	PRS0
0	0	X	Х	1	1	0	1

Bit 7

WUP0	Address match wakeup control		
0 Disable the address match wakeup function in STOP mode.			
1	1 Enable the address match wakeup function in STOP mode.		

Bit 3

SMC0	Operation mode selection
0	Standard mode
1	Fast mode

Bit 2

DFC0	Digital filter operation control
0	Turns the digital filter off.
1	Turns the digital filter on.

Bit 0

PRS0	Operation clock frequency selection
0	Selects f _{CLK} as the operation clock frequency.
1	Selects f _{CLK} /2 as the operation clock frequency.

Caution: For details on the register setup procedures, refer to RL78/G13 User's Manual: Hardware.

Configuring the transfer clock

• IICA low-level width setting register 0 (IICWL0)

• IICA high-level width setting register 0 (IICWH0)
Set the low-level width and high-level width of the SCLA0 pin signal.

Symbol: IICWL0

7	6	5	4	3	2	1	0
0	0	0	1	0	1	0	1

Symbol: IICWH0

7	6	5	4	3	2	1	0
0	0	0	1	0	1	0	0

Caution: For details on the register setup procedures, refer to RL78/G13 User's Manual: Hardware.

Setting the local address

• Slave address register 0 (SVA0) Set the local address.

Symbol: SVA0

7	6	5	4	3	2	1	0	_
1	0	1	0	0	0	0	0	l

Caution: For details on the register setup procedures, refer to RL78/G13 User's Manual: Hardware.



Setting up the IICA operation

• IICA control register 00 (IICCTL00)

Enable I²C operation.

Disable stop condition interrupts.

Set the wait and interrupt request generation timing.

Enable acknowledgement output.

Symbol: IICCTL00

7	6	5	4	3	2	1	0
IICE0	LREL0	WREL0	SPIE0	WTIM0	ACKE0	STT0	SPT0
1	1	X	0	1	1	Х	Х

Bit 7

IICE0	Enabling/disabling of I ² C operation					
()	Stops operation. Resets the IICA status register 0 (IICS0). Also stops internal operation.					
1	Enables operation.					

Bit 6

LREL0	Transition from the communication state					
0	Normal operation					
	Makes a transition from the current communication state to the standby state. Automatically cleared to 0 after the transition.					

Bit 4

SPIE0	Enabling/disabling generation of interrupt requests due to stop condition detection				
0	Disabled				
1	Enabled				

Bit 3

WTIM0	Wait/interrupt request control
0	Interrupt request is generated at the falling edge of the eighth clock signal. Waits with the clock output remaining at low level, after eight clock signals are output.
1	Interrupt request is generated at the falling edge of the ninth clock signal. Waits with the clock output remaining at low level, after nine clock signals are output.

Bit 2

ACKE0	Acknowledgement control
0	Disables acknowledgements.
1	Enables acknowledgements.

Caution: For details on the register setup procedures, refer to RL78/G13 User's Manual: Hardware.

Setting up the IICA pins

- Port register 6 (P6)
- Port mode register 6 (PM6)
 Use P60 for SCLA0 and P61 for SDAA0 in output mode.

Symbol: P6

7	6	5	4	3	2	1	0
P67	P66	P65	P64	P63	P62	P61	P60
Х	Х	Х	Х	Х	Х	0	0

Bit 1

P61	Output data control
0	Output 0
1	Output 1

Bit 0

P60	Output data control
0	Output 0
1	Output 1

Symbol: PM6

7	6	5	4	3	2	1	0
PM67	PM66	PM65	PM64	PM63	PM62	PM61	PM60
Х	Х	Х	Х	Х	Х	0	0

Bit 1

PM61	P61 I/O mode selection
0	Output mode (output buffer on)
1	Input mode (output buffer off)

Bit 0

PM60	P60 I/O mode selection
0	Output mode (output buffer on)
1	Input mode (output buffer off)

Caution: For details on the register setup procedures, refer to RL78/G13 User's Manual: Hardware.

5.7.6 Main Processing

Figure 5.7 shows the flowchart for main processing.




Figure 5.7 Main Processing

Setting up the wakeup function

IICA control register 01 (IICTL01) Enable the wakeup function.

Symbol: IICCTL01

7	6	5	4	3	2	1	0
WUP0	0	CLD0	DAD0	SMC0	DFC0	0	PRS0
1	0	Х	Х	1	1	0	1

Bit 7

WUP0	Address match wakeup control
0	Disables the address match wakeup function in STOP mode
1	Enables the address match wakeup function in STOP mode

Caution: For details on the register setup procedures, refer to RL78/G13 User's Manual: Hardware.

Communication termination setting

IICA control register 00 (IICCTL00) Terminate the current communication, and make the system enter a communication standby state

Symbol: IICCTL00

	7	6	5	4	3	2	1	0
	IICE0	LREL0	WREL0	SPIE0	WTIM0	ACKE0	STT0	SPT0
ſ	1	1	Х	0/1	0/1	0/1	0	0

Bit 6

LREL0	Transition from the communication state			
0	Normal operation			
1 1	Makes a transition from the current communication state to the standby state			

Caution: For details on the register setup procedures, refer to RL78/G13 User's Manual: Hardware.

5.7.7 IICA0 Reception Preparation Function

Figure 5.8 shows the flowchart for the IICA0 reception preparation function.




Figure 5.8 IICA0 Reception Preparation Function

5.7.8 IICA0 Transmission Preparation Function

Figure 5.9 shows the flowchart for the IICA0 transmission preparation function.




Figure 5.9 IICA0 Transmission Preparation Function



5.7.9 IICA0 Interrupt Processing

Figure 5.10 shows the flowchart for IICA0 interrupt processing.




Figure 5.10 IICA0 Interrupt Processing

5.7.10 IICA0 Slave Handler

Figures 5.11 through 5.13 show the flowcharts for the IICA0 slave handler.




Figure 5.11 IICA0 Slave Handler (1/3)




Figure 5.12 IICA0 Slave Handler (2/3)




Figure 5.13 IICA0 Slave Handler (3/3)

5.7.11 Error Flag Return Processing

Figure 5.14 shows the flowchart for error flag return processing.




Figure 5.14 Error Flag Return Processing

6. Sample Code

The sample code is available on the Renesas Electronics Website.

7. Documents for Reference

User's Manual:

RL78/G13 User's Manual: Hardware (R01UH0146EJ) RL78 Family User's Manual: Software (R01US0015EJ)

The latest version can be downloaded from the Renesas Electronics website.

Technical Updates/Technical News

The latest information can be downloaded from the Renesas Electronics website.

Website and Support

Renesas Electronics Website

http://www.renesas.com/index.jsp

Inquiries

http://www.renesas.com/contact/



DEVICION HISTORY	RL78/G13 Serial Interface IICA
REVISION HISTORY	(for Slave Transmission/Reception)

Rev.	Date		Description
Rev.	Date	Page	Summary
1.00	Sep. 30, 2011	_	First edition issued
2.00	Dec. 27, 2013	18	Table 2.1: Added e2studio and IAR information
		25	Added note
			Figure 5.2: Fixed typo in function name

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

— The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

The characteristics of MPU/MCU in the same group but having different a different part number may differ in terms of the internal memory capacity and layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to products with a different part number, implement a system-evaluation test for the given product.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-651-700, Fax: +44-1628-651-804

Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
7tl: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd. Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road. Unit #06-02 Hyflux Ini

nnovation Centre Singapore 339949 : +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tei: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +822-2558-3737, Fax: +822-2558-5141

© 2013 Renesas Electronics Corporation. All rights reserved. Colophon 2.2