## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<a href="http://www.renesas.com">http://www.renesas.com</a>)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# SH7206 Group

Example of Setting the SCIF for Clocked Synchronous Serial Communication (Full-Duplex Communication)

## Introduction

This application note presents an example of configuring the serial communication interface with FIFO (SCIF) for clocked synchronous communication.

## **Target Device**

SH7206

#### **Contents**

1.	Overview	2
	Description of Sample Application	
	Sample Program Listing	
	Reference Documents	
	Website	



#### 1. Overview

## 1.1 Specifications

- Channel 3 of the SCIF is initialized as a transmitter/receiver module in clocked synchronous mode.
- Full-duplex communication is carried out on SCIF channel 3 using the transmit and receive interrupts. A transmit FIFO data empty interrupt and a receive FIFO data full interrupt initiate the corresponding interrupt processing for transmission and reception, respectively.

#### 1.2 MCU Functions Used

SCIF channel 3

#### 1.3 Conditions for Application

• MCU: SH7206 (R5S72060)

• Operating frequency: Internal clock: 200 MHz

Bus clock: 66.67 MHz Peripheral clock: 33.33 MHz

• C compiler: SuperH RISC engine Family C/C++ Compiler Package: Version 9.00

(from Renesas Technology Corp.)

• Compiler options: Default setting of HEW (-cpu=sh2a -debug -gbr=auto -global volatile=0 -opt range=all

-infinite loop=0 -del vacant loop=0 -struct alloc=1)

## 1.4 Related Application Note

The operation of the sample program in this application note was confirmed with the configuration specified in the application note "Example of SH7206 Initial Configuration". Please refer to that note in combination with this one.



## 2. Description of Sample Application

This sample application uses the serial communication interface with FIFO (SCIF).

## 2.1 Summary of MCU Functions Used

Data transmission/reception is synchronized with clock signal pulses in SCIF clocked synchronous mode. Either an internal clock or an external clock input from the SCK pin can be selected as the clock source. When an internal clock is selected, the serial clock is output via the SCK pin. When an external clock is selected, the serial clock is input from the SCK pin.

Communication data format is fixed at 8-bit length.

Table 1 summarizes the features of clocked synchronous mode. Figure 1 is a block diagram of the SCIF.

Table 1 Summary of SCIF (Clocked Synchronous Mode)

Item	Function			
Number of channels	4 (SCIF0 to SCIF3)			
Clock source	Internal clock: Pφ, Pφ/4, Pφ/16, or Pφ/64 (Pφ: Peripheral clock)			
	External clock: Clock input from the SCK0 to SCK3 pins			
Data format	Transfer data length: 8 bits			
	Transfer order: LSB first			
Baud rate	Internal clock: 500 bps to 1000 kbps (Pφ = 33 MHz)			
	External clock: 5500 kbps at maximum (P $\phi$ = 33 MHz and externally input clock = 5.5 MHz)			
Error detection	Overrun error			
Interrupt requests	Transmit FIFO data empty interrupt (TXI), receive FIFO data full interrupt (RXI), and break interrupt (BRI), receive error (overrun error) interrupt (ERI)			
Others	<ul> <li>When an internal clock is selected, the serial clock is output from the SCK pin.</li> <li>Clock supply to unused channels can be stopped to save power.</li> <li>The number of valid data bytes in the transmit and receive FIFO data registers and the number of receive errors of the receive data in the receive FIFO data register can be ascertained.</li> </ul>			

Note: \* For details on the SCIF, refer to section 15, Serial Communication Interface with FIFO (SCIF), of the SH7206 Group Hardware Manual.






Figure 1 Block Diagram of SCIF



## 2.2 Procedure for Setting the MCU Modules

This section describes the basic setting procedures for SCIF clocked synchronous mode. Figure 2 and 3 show the example flow of initial settings for data transmission/reception in clocked synchronous mode. Figure 4 shows the example flow of transmit interrupt processing in clocked synchronous mode. Figure 5 shows the example flow of receive interrupt processing in clocked synchronous mode.

For details on the settings of individual registers, refer to the SH7206 Group Hardware Manual.




Figure 2 Example Flow of Initial Settings for Data Transmission/Reception in Clocked Synchronous Mode (1)






Figure 3 Example Flow of Initial Settings for Data Transmission/Reception in Clocked Synchronous Mode (2)






Figure 4 Example Flow of Transmit Interrupt Processing in Clocked Synchronous Mode




Figure 5 Example Flow of Receive Interrupt Processing in Clocked Synchronous Mode



## 2.3 Operation of Sample Program

The sample program uses the SCIF channel 3 as a data transmission/reception module in clocked synchronous mode. Full-duplex communication is carried out using the loop-back test function of SCIF channel 3, in which the serial transmit pin TxD3 and the serial receive pin RxD3 are internally connected. The loop-back test function is enabled by setting the loop-back test (LOOP) bit in the FIFO control register (SCFCR) to 1.

Table 2 shows the communication function settings of the sample program. Figure 6 illustrates the timing of the sample program operation.

Table 2 Communication Function Settings of Sample Program

Communication Format	Function Setting		
Communication mode	Clocked synchronous mode		
Channel used	Channel 3		
Interrupts	Transmit FIFO data empty and receive FIFO data full interrupts		
Communication rate	100 kbps		
Data size	8 bits		
Bit transfer order	LSB first		
Serial clock	Serial clock output by SCIF3		
FIFO data trigger number	Reception: 8; transmission: 8		
Loop-back test function	Enabled (the TxD3 and RxD3 pins are internally connected)		






Figure 6 Timing of Sample Program Operation



## 2.4 Register Settings and Processing Sequence of Sample Program

The sample program uses the SCIF channel 3 as a data transmission/reception module in clocked synchronous mode to perform full-duplex communication using the transmit and receive interrupts.

With the transmit FIFO trigger number being set to 8, the transmit interrupt processing routine writes 8 bytes of transmit data to the transmit FIFO data register (SCFTDR\_3).

With the receive FIFO trigger number being set to 8, the receive interrupt processing routine reads 8 bytes of received data from the receive FIFO data register (SCFRDR 3).

The register settings of the sample program are shown in table 3, and processing flows of the sample program are shown in figures 7 to 9.

Table 3 Register Settings of Sample Program

Register Name	Address	Setting	Description	
Standby control register 4 (STBCR4)	H'FFFE040C	H'E4	MSTP44 = 0: The SCIF3 runs (clock is supplied).	
Port E control register L4 (PECRL4)	H'FFFE3A10	H'0003	PE12MD[1:0] = B'11: TxD3 output mode	
Port E control register L3 (PECRL3)	H'FFFE3A12	H'3030	PE11MD[2:0] = B'011: RxD3 output mode PE9MD[2:0] = B'011: SCK3 input/output mode	
Serial mode register_3 (SCSMR_3)	H'FFFE9800	H'0080	C/A = 1: Clocked synchronous mode CKS[1:0] = B'00: Pφ clock	
Serial control register_3 (SCSCR_3)	H'FFFE9808	H'0000	TE = 0: Transmission disabled RE = 0: Reception disabled CKE[1:0] = B'00: The SCK pin outputs an internal clock as the serial clock.	
		H'00F8	TIE = 1: Transmit interrupt enabled  RIE = 1: Receive interrupt enabled  TE = 1: Transmission enabled  RE = 1: Reception enabled  REIE = 1: Break interrupt enabled	
FIFO control register_3 (SCFCR_3)	H'FFFE9818	H'0006	TFRST = 1: Reset operation for the transmit FIFO data register is enabled.  FRFST = 1: Reset operation for the receive FIFO data register is enabled.	
		H'0081	RTRG[1:0] = B'10: Receive FIFO data trigger number is 8. *1	
			TTRG[1:0] = B'00: Transmit FIFO data trigger number is 8. *2	
			TFRST = 0: Reset operation for the transmit FIFO data register is disabled.	
			RFRST = 0: Reset operation for the receive FIFO data register is disabled.	
			LOOP = 1: Loop-back test is enabled.	



Register Name	Address	Setting	Description
Bit rate register_3 (SCBRR_3)	H'FFFE9804	H'07	100 kbps
Serial status register_3	H'FFFE9810	H'FF6E*3	ER = 0: Receive error flag cleared
(SCFSR_3)			BRK = 0: Break detection flag cleared
			DR = 0: Receive data ready flag cleared
			To clear these bits, read the bits while they are set and write 0 to them.
Line status register_3	H'FFFE9824	H'0000	ORER = 0: Overrun error flag cleared
(SCLSR_3)			To clear this bit, read the bit while it is set and write 0 to it.

- Notes: 1. Receive FIFO data trigger number is the number of data bytes in the receive FIFO which sets the RDF flag in the serial status register (SCFSR).
  - 2. Transmit FIFO data trigger number is the number of remaining data bytes in the transmit FIFO which sets the transmit FIFO data empty (TDFE) flag in the serial status register (SCFSR).
  - 3. The register value is ANDed with H'FF6E to clear the ER, BRK, and DR bits.




Figure 7 Main Processing Flow of Sample Program






Figure 8 Transmit Interrupt Processing Flow of Sample Program






Figure 9 Receive Interrupt Processing Flow of Sample Program



#### 3. Sample Program Listing

• Sample Program Listing: main.c (1)

```
3 *
     System Name: SH7206 Sample Program
    File Name : main.c
4 *
5 * Contents : Sample program for clocked synchronous serial communication and
 6 *
                interrupt processing by the serial communication interface with FIFO (SCIF)
7 * Version : 1.00.00
8 * Model : M3A-HS60
              : SH7206
9 *
     CPU
10 *
     Compiler : SHC9.0.00
11 *
12 *
              : Sample program for clocked synchronous full-duplex communication by SCIF3
13 *
14 *
                 <Caution>
15 *
                Loop-back test is enabled to allow unit evaluation of the SH7206.
17 *
                This sample program is for reference and its operation is not guaranteed.
18 *
                Customers should use this sample program for technical reference
19 *
                 in software development.
20 *
21 *
22 *
     Copyright (C) 2004 Renesas Technology Corp. All Rights Reserved
23 *
      and Renesas Solutions Corp. All Rights Reserved
24 *
     history : 2004.10.27 ver.1.00.00
27 #include <machine.h>
28 #include "iodefine.h"
                                      /* iodefine.h is automatically created by HEW
30 /* ==== Prototype declaration ==== */
31 void main(void);
32 void io_init_SCIF3(int);
3.3
34 /* ==== Type declaration ==== */
35 /* SCIF baud rate setting */
36 typedef struct {
   unsigned char scbrr;
37
38
     unsigned short scsmr;
39 } SH7206 BAUD SET;
41 /* ---- Values for baud rate specification ---- */
42 enum{
   CBR 500,
43
44
     CBR 1K,
45
    CBR 2 5K,
46
     CBR 5K,
47
     CBR_10K,
48
     CBR 25K,
49
     CBR 50K,
50
     CBR 100K,
51
     CBR 250K,
     CBR 500K,
52
53
     CBR 1M
54 };
55
```



• Sample Program Listing: main.c (2)

```
56 /* ==== Bit rate setting value table ==== */
57 SH7206_BAUD_SET scif_baud[] = {
                 /* 500Hz */
/* 1,000Hz */
/* 2,500Hz */
/* 5,000Hz */
/* 10,000Hz */
/* 25,000Hz */
/* 50,000Hz */
/* 250,000Hz */
/* 500,000Hz */
/* 1,000,000Hz */
58
       \{2\overline{5}5, 3\},
                            500Hz
       {125, 3},
59
60
       {200, 2},
       {100, 2},
61
62
      {200, 1},
63
       { 80, 1},
64
      {160, 0},
65
      { 80, 0},
66
       { 31, 0},
67
       { 15, 0},
       { 7, 0}
68
69 };
70
71 #define DATA NUM 0x100u
72 unsigned int DataNum = DATA NUM;
                                       /* Number of transmit data bytes
73 unsigned int SndCnt;
                                        /* Transmit counter
                                        /* Receive counter
74 unsigned int RcvCnt;
                                        /* Transmit data buffer
75 unsigned char SndData[DATA_NUM];
76 unsigned char RcvData[DATA NUM];
                                        /* Receive data buffer
 79 * ID
80 ^{\star} Module summary: Main function of the sample program
81 *
      : (processing for clocked synchronous serial I/O communication)
82 *----
83 * Include : None
84 *----
85 * Declaration : void main(void)
87 * Functional description:
            : Transmits and receives incremental counter values using
88 *
89 *
                 : the transmit FIFO data empty interrupt, receive FIFO data full interrupt,
90 *
                 : and FIFO of the SCIF3.
 91 *----
92 * Argument : None
93 *-----
94 * Return value : None
96 * Notes
98 void main(void)
99 {
100
       int i;
101
       /\star ==== Set bank number register ==== \star/
102
                                      /* Enable use of register banks for all interrupts */
103
      INTC.IBNR.BIT.BE = 0 \times 01;
104
105
       /* ==== Change interrupt mask level ==== */
106
      set imask(0);
107
       /* ==== Initialize transmit data ==== */
108
109
       for(i=0; i < DATA NUM; i++) {
110
          SndData[i] = (unsigned char)i;
111
112
113
       /\star ==== Initializeg the SCIF3 and starting communication ==== \star/
114
       io init SCIF3(CBR 100K); /* Bit rate: 100 kbps */
115
116
       /* ==== Wait until reception is complete ==== */
117
       while (RcvCnt < DATA NUM) {
        /* Execute transmission/reception as interrupt processing */
118
119
120
121
       while (1) {
        /* End of Program */
122
123
124 }
125
```



• Sample Program Listing: main.c (3)

```
127 * ID
128 * Module Summary: SCIF3 initialization
129 *-----
130 * Include
              : None
131 *-----
132 * Declaration : void io init SCIF3(int bps)
133 *-----
134 * Functional description: Initializes SCIF3 in clocked synchronous mode.
135 *
            : Clocked synchronous mode/ 100 kbps/ 8 bits/ serial clock output
136
              : Enables transmit and receive interrupts.
137
   *-----
   * Argument : int bps : Value for bit rate setting
138
139 *-----
140 * Return value : None
141 *-----
142 * Notes
            : The baud rate setting values given in this program are those when the
143 *
              : peripheral clock (Pf) frequency is 33 MHz.
144 *
              : If a different clock is used, the baud rate setting values must be changed.
              : Loop-back test is enabled to allow unit evaluation of the SH7206.
145
147 void io init SCIF3(int bps)
148 {
149
     /* ==== Canceling power-down mode ====*/
     /* ---- Set standby control register 4 (STBCR4) ---- */
150
                               /* Start clock supply to SCIF3
151
     CPG.STBCR4.BIT.MSTP44 = 0;
152
    /* ==== SCIF3 initialization ==== */
153
     /* ---- Set serial control register (SCSCRi) ---- */
154
155
     SCIF3.SCSCR.WORD = 0x0000;
                               /* Disables transmission/reception by SCIF3
156
     /* ---- Set FIFO control register (SCFCRi) ---- */
157
158
     SCIF3.SCFCR.WORD = 0x0006; /* Reset receive/transmit FIFO data registers
                                                                    */
     /* ---- Set serial status register (SCFSRi) ---- */
159
                               /* Clear the ER, BRK, and DR bits
160
     SCIF3.SCFSR.WORD &= 0xff6eu;
161
162
     /* ---- Set line status register (SCLSRi) ---- */
     SCIF3.SCLSR.BIT.ORER = 0;
                               /st Clear the ORER bit
                                                                    * /
163
164
165
     /* ---- Set serial mode register (SCSMRi)
     SCIF3.SCSMR.WORD = scif baud[bps].scsmr | 0x0080u;
166
167
                                /* Communication mode 1: Clocked synchronous mode
                                /* Clock select
                                            : Table value
168
169
170
     /* ---- Set serial control register (SCSCRi) ---- */
171
     SCIF3.SCSCR.BIT.CKE = 0x0;
                               /* B'00: Internal clock; serial clock output
                                                                     */
172
                                    ---- */
173
     /* ---- Set bit rate register (SCBRRi)
174
     SCIF3.SCBRR.BYTE = scif baud[bps].scbrr;
175
```



• Sample Program Listing: main.c (4)

```
/* ---- Setting FIFO control register (SCFCRi) ---- */
176
177
       SCIF3.SCFCR.WORD = 0 \times 0081;
                                          /* RTS output active trigger: Initial value
                                                                                              */
178
                                            /* Receive FIFO data trigger B'10: 8
                                            /* Transmit FIFO data trigger B'00: 8
179
                                            /* Modem control enable
                                                                         : Disabled
180
                                                                                              * /
181
                                            /* Receive FIFO data register reset : Disabled
                                            /* Transmit FIFO data register reset: Disabled
182
183
                                            /* Loop-back test
                                                                           1 : Enabled
184
185
       /* ==== Setting pin function controller (PFC) ==== */
186
       PORT.PECRL4.BIT.PE12MD = 3; /* Set the PE12 pin for TxD3 output (PECRL4)
                                                                                              */
187
       PORT.PECRL3.BIT.PE11MD = 3;
                                           /* Set the PE11 pin for RxD3 input (PECRL3)
                                           /* Set the PE9 pin for SCK3 input/output (PECRL3)
       PORT.PECRL3.BIT.PE9MD = 3;
188
189
      /* ---- Setting serial control register (SCSCRi) ---- */
190
191
      SCIF3.SCSCR.WORD |= 0x00f8u; /* Enable SCIF3 transmission/reception and interrupts
192
193
       /* ==== Set interrupt priority register 14 (IPR14) ==== */
      INTC.IPR14.WORD = 0x000f; /* Set the level to 15
                                                                                              * /
194
195
196 }
197 /* End of File */
```

• Sample Program Listing: intprg.c (1)

```
1 // 252 SCIF SCIF3 BRI3
3 * TD
       :
4 * Module summary: SCIF channel 3 receive error interrupt processing
6 * Include : #include "vect.h"
          : #include "iodefine.h"
8 *-----
9 * Declaration : void INT SCIF SCIF3 BRI3(void)
11 * Functional description:
      : Handles the overrun error generated in clocked synchronous mode.
12 *
13 *
          : This sample program only clears the ORER bit.
14 *-----
         : None
15 * Argument
17 * Return value : None
18 *-----
19 * Note : None
21 void INT SCIF SCIF3 BRI3(void)
23
    /* ==== Overrun error check ==== */
2.4
   if(SCIF3.SCLSR.BIT.ORER == 1) {
25
     /* Perform overrun error processing */
                              /* Clear the ORER bit
                                                        */
26
      SCIF3.SCLSR.BIT.ORER = 0;
2.7
   }
28 }
```



• Sample Program Listing: intprg.c (2)

```
28 // 253 SCIF SCIF3 ERI3
29 void INT SCIF SCIF3 ERI3(void) {/* sleep(); */}
30 // 254 SCIF SCIF3 RXI3
32 * TD
33 * Module summary : SCIF channel 3 receive interrupt processing
35 * Include : #include "vect.h"
               : #include "iodefine.h"
37 *-----
38 * Declaration : void INT SCIF SCIF3 RXI3(void)
40 Functional description:
41 *
                : This module is initiated by the SCIF3 receive FIFO data full interrupt.
42 *
                : In this sample application, the receive FIFO trigger number is set to 8
43 *
               : during initialization and data is read in 8-byte units.
               : Note that, in clocked synchronous mode, interrupts are not generated when
45 *
               : the number of data bytes that have been received is less than the receive
46 *
               : FIFO trigger number (when data transmission is interrupted).
47 *----
48 * Argument
                : None
50 * Return value
               : None
51 *-----
52 * Note : None
54 void INT SCIF SCIF3 RXI3(void)
55 {
56
    unsigned short fifo cnt;
    extern unsigned int DataNum;
                                      /* Number of transmit data bytes
57
58
     extern unsigned int RcvCnt;
                                        /* Receive counter
59
     extern unsigned char RcvData[];
                                         /* Receive data buffer
60
61
62
     /* ==== Set the number of bytes of data in FIFO to be acquired ==== */
63
     fifo cnt = 8;
64
     /\star ==== Repeat reception processing for the number of receive FIFO stages used ==== \star/
65
66
     while (fifo cnt-- != 0 ) {
67
68
        /* ==== Read received data ==== */
        RcvData[RcvCnt++] = SCIF3.SCFRDR.BYTE; /* Store received data into the buffer
69
70
71
        /* Is the receive data buffer full? */
72
        if(RcvCnt == DataNum){
73
           SCIF3.SCSCR.BIT.RE = 0;
                                       /* Disable reception
                                                                           * /
74
           break;
75
        }
76
77
78
     /\star ==== Clear RDF in serial status register (SCFSR3) ==== \star/
                                                                           * /
79
     SCIF3.SCFSR.BIT.RDF = 0; /* Clear the RDF bit
80 }
```



• Sample Program Listing: intprg.c (3)

```
81 // 255 SCIF SCIF3 TXI3
   82 '<sub>* ID</sub>
83 * Module summary: SCIF3 transmit interrupt processing
*-----
   * Include : #include "vect.h"
85 +
               : #include "iodefine.h"
86 *-----
87 * Declaration : void INT_SCIF SCIF3 TXI3(void)
    ·
88
   * Functional description:
               : This module is initiated by the SCIF3 transmit FIFO data empty interrupt.
89 *
               : This sample program writes transmit data in 8-byte units in
90
               : accordance with the number of data bytes received by the receiver.
91 *
               : When there is no transmit data, the transmit FIFO data empty interrupt
92
               : is disabled.
9.3
   * Argument
              : None
95 * Return value : None
96
   ^{\star} Note \,: After writing all transmit data, it can be confirmed that all transmit data
97 *
               : in FIFO has been transmitted through the transmit end (TEND) bit in SCFSR.
99 void INT_SCIF_SCIF3_TXI3(void)
100
      unsigned short fifo_cnt;
101
      extern unsigned int DataNum;
      extern unsigned int SndCnt;
102
      extern unsigned char SndData[];
103
104
      /\star ==== Set the number of data bytes to be written to FIFO ==== \star/
      fifo cnt = 8;
105
106
      /\star == Transmit 8 bytes of data from transmit FIFO == \star/
107
      while(fifo cnt-- > 0){
         SCIF3.SCFTDR.BYTE = SndData[SndCnt++];
108
109
         /* Has all transmit data been written? */
110
         if(SndCnt == DataNum) {
            /* Disable transmit interrupts */
111
            SCIF3.SCSCR.BIT.TIE = 0;
112
            break;
113
         }
114
      }
115
      /* ==== Clear TDEF and TEND bits in serial status register (SCFSR3) ==== */
      SCIF3.SCFSR.WORD &= ~0x0060u;
117
118
119 // Dummy
120 void Dummy(void){/* sleep(); */}
121
   /* End of File */
122
```



• Sample Program Listing: vecttbl.c (1)

```
3 *
       System Name: SH7206 Sample Program
 4
       File Name : vecttbl.c
                 : 1.00.00
 5
       Version
 6
       Contents : Definition of exception handling vector table
               : M3A-HS60
       Model
 8 *
       CPU
                 : SH7206
 9
       Compiler : SHC9.0.00
10 *
       OS
                : none
11 *
12 *
                : This file was originally generated by Renesas Project Generator (Ver.3.1)
       note
13 *
                 : and was modified for the application note.
14 *
15 *
                   <Caution>
16 *
                    This sample program is for reference
17
                    and its operation is not guaranteed.
18 *
                    Customers should use this sample program for technical reference
19 *
                    in software development.
20 *
21 *
22 *
       This file is generated by Renesas Project Generator (Ver.3.1).
23 *
24 *
       Copyright (C) 2004 Renesas Technology Corp. All Rights Reserved
25 *
       AND Renesas Solutions Corp. All Rights Reserved
26 *
27 *
       history
                 : 2004.10.14 ver.1.00.00
29 #include "vect.h"
30
31 #pragma section VECTTBL
32
33 void (*RESET Vectors[])(void) = {
34 //;<<VECTOR DATA START (POWER ON RESET)>>
35 //;0 Power On Reset PC
      PowerON Reset PC,
37 //;<<VECTOR DATA END (POWER ON RESET)>>
38 // 1 Power On Reset SP
39
        secend("S"),
40 //; < VECTOR DATA START (MANUAL RESET) >>
41 //;2 Manual Reset PC
42
      Manual_Reset_PC,
43 //; << VECTOR DATA END (MANUAL RESET) >>
44 // 3 Manual Reset SP
       __secend("S")
45
46
47 };
48 #pragma section INTTBL
49 void (*INT_Vectors[])(void) = {
50 // 4 Illegal code
   <<Omitted>>
546 // 252 SCIF SCIF3 BRI3
547
       INT_SCIF_SCIF3_BRI3,
548 // 253 SCIF SCIF3 ERI3
549
       INT SCIF SCIF3 ERI3,
550 // 254 SCIF SCIF3 RXI3
551
       INT SCIF SCIF3 RXI3,
552 // 255 \overline{\text{SCIF}} \overline{\text{SCIF3}} \overline{\text{TXI3}}
553
      INT SCIF SCIF3 TXI3,
554 // xx Reserved
555
       Dummy
556 };
557
558 /* End of File */
```



• Sample Program Listing: vect.h (1)

```
3 *
       System Name: SH7206 Sample Program
 4
       File Name : vect.h
                 : 1.00.00
 5
       Version
       Contents : Interrupt processing function prototype definition
 6
       Model : M3A-HS60
 8 *
       CPU
                 : SH7206
 9
       Compiler : SHC9.0.00
10 *
       OS
                : none
11 *
12 *
                : This file was originally generated by Renesas Project Generator (Ver.3.1)
       note
13 *
                 : and was modified for the application note.
14 *
15 *
                   <Caution>
16 *
                  This sample program is for reference
17
                  and its operation is not guaranteed.
18 *
                  Customers should use this sample program for technical reference
19 *
                  in software development.
20 *
21 *
22 *
       This file is generated by Renesas Project Generator (Ver.3.1).
23 *
24 *
       Copyright (C) 2004 Renesas Technology Corp. All Rights Reserved
25 *
       AND Renesas Solutions Corp. All Rights Reserved
26 *
27 *
       history
                 : 2004.10.14 ver.1.00.00
29 #ifndef VECT H
30 #define VECT H
32 //;<<VECTOR DATA START (POWER ON RESET)>>
33 //;0 Power On Reset PC
34 extern void PowerON Reset PC(void);
3.5
36 //;<<VECTOR DATA END (POWER ON RESET)>>
37 // 1 Power On Reset SP
    <<Omitted>>
826 // 252 SCIF SCIF3 BRI3
827 #pragma interrupt INT SCIF SCIF3 BRI3(resbank)
828 extern void INT_SCIF_SCIF3_BRI3(void);
829
830 // 253 SCIF SCIF3 ERI3
831 #pragma interrupt INT_SCIF_SCIF3_ERI3(resbank)
832 extern void INT_SCIF_SCIF3_ERI3(void);
833
834 // 254 SCIF SCIF3 RXI3
835 #pragma interrupt INT SCIF SCIF3 RXI3(resbank)
836 extern void INT SCIF SCIF3 RXI3(void);
837
838 // 255 SCIF SCIF3 TXI3
839 #pragma interrupt INT SCIF SCIF3 TXI3(resbank)
840 extern void INT_SCIF_SCIF3_TXI3(void);
841
842 // Dummy
843 #pragma interrupt Dummy(resbank)
844 extern void Dummy(void);
845
846 #endif /* VECT H */
847
848 /* End of File */
```



#### 4. Reference Documents

- SH-2A SH2A-FPU Software Manual (Rev.3.00) (Download the latest edition from the website of Renesas Technology Corp.)
- SH7206 Group Hardware Manual (Rev. 1.00) (Download the latest edition from the website of Renesas Technology Corp.)

#### 5. Website

• Website of Renesas Technology Corp. http://www.renesas.com/



## **Revision Record**

ח	00	cri	nt	i۸	n
$\boldsymbol{\mathcal{L}}$	CO	CII	μι	ıv	•••

	Date			
Rev.		Page	Summary	
1.00	Sep.14.05	.14.05 —	First edition issued	



#### Keep safety first in your circuit designs!

Renesas Technology Corp. puts the maximum effort into making semiconductor products better and
more reliable, but there is always the possibility that trouble may occur with them. Trouble with
semiconductors may lead to personal injury, fire or property damage.
 Remember to give due consideration to safety when making your circuit designs, with appropriate
measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or
(iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
  - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
  - Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
  - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.