Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SH7206 Group

Example of BSC SDRAM Interface Setting (32-Bit Bus)

Introduction

This document describes the synchronous DRAM (SDRAM) interface of the bus state controller (BSC) and provides a practical example of SDRAM connection.

Target Device

SH7206

Contents

1.	Overview	2
2.	Description of Application Examples	3
3.	Sample Program	. 14
4.	Documents for Reference	. 17
5.	Website and Support Window	. 17



1. Overview

1.1 Specifications

- Two pieces of 128-Mbit (2 Mwords x 16 bits x 4 banks) SDRAM are used and are connected to the SH7206 with a data bus width of 32 bits.
- The SDRAM interface function of SH7206 is used to initialize SDRAM.

1.2 Function Used

Bus state controller (BSC)

1.3 Applied Conditions

٠	MCU:	SH7206 (R5S72060)
٠	Operating frequency:	Internal clock at 200 MHz
		Bus clock at 66.67 MHz
		Peripheral clock at 33.33 MHz
٠	C compiler:	Manufactured by Renesas Technology Corp.
		Version 9.00 C/C++ compiler package for the SuperH RISC engine Family
٠	Compile option:	Default settings of High-performance Embedded Workshop (-cpu=sh2a -debug
		-gbr=auto -global_volatile=0 -opt_range=all -infinite_loop=0 -del_vacant_loop=0
		-struct_alloc=1)

1.4 Related Application Note

Operation of the sample program in this application note has been confirmed with the setting conditions given in the application note on *Example of SH7206 Initial Configuration*. Please refer to that document when setting up this sample task.



2. Description of Application Examples

2.1 Functions Used: Overview of Operation

SDRAM units that are connectable to this LSI are products that have 11, 12, 13 bits of row address, 8, 9, or 10 bits of column address, 4 or fewer banks, and in which the A10 pin is used to set pre-charge mode in read and write command cycles. Burst read/single write (burst length 1) and burst read/burst write (burst length 1) are supported as SDRAM operating modes.

Table 1 shows the specifications of the SDRAM unit used in this sample task.

ltem	SDRAM Specification	
Configuration	4 banks x 2,097,152 words x 16 bits	
Capacity	128 Mbits x 2	
CAS latency	2/3 (programmable)	
Refresh cycle	4096 refresh cycles per 64 ms	
Burst length	1/2/4/8 full pages (programmable)	
Row address	A11 to A0	
Column address	A8 to A0	
Pre-charge	Auto pre-charge/all bank pre-charge controlled via A10	

Table 1 Specifications of SDRAM Used in This Application Task

Figure 1 shows the memory map. SDRAM can be connected to the CS2 and CS3 spaces of SH7206. In this sample task, SDRAM is connected to the CS3 space.




Figure 1 Memory Map



Figure 2 shows an example of an SDRAM connection circuit.




Figure 2 Example of SDRAM Connection Circuit (128-Mbit product x 2 and 32-bit bus)

Table 2 shows address-multiplexed output pins.

Table 2 Address Multiplexed Output

SH7206 Pin	Row Address	Column Address	SDRAM Pin	Function
A15	A24* ²	A24* ²	A13 (BA1)	Specifies the bank
A14	A23* ²	A23* ²	A12 (BA0)	Specifies the bank
A13	A22	A13	A11	Address
A12	A21	L/H* ¹	A10/AP	Specifies address/pre-charge
A11	A20	A11	A9	Address
A10	A19	A10	A8	Address
A9	A18	A9	A7	Address
A8	A17	A8	A6	Address
A7	A16	A7	A5	Address
A6	A15	A6	A4	Address
A5	A14	A5	A3	Address
A4	A13	A4	A2	Address
A3	A12	A3	A1	Address
A2	A11	A2	A0	Address

Notes: *1. The L/H bit is used in specifying commands for the SDRAM; and it is fixed low or high according to the access mode.

*2. Bank address specification



2.2 **Procedure for Setting up the Functions**

2.2.1 Example of the initialization Procedure for SDRAM

Figure 3 describes an example of initialization procedure to place SDRAM in the CS3 space.




Figure 3 Example of the Procedure for Initial Settings to Place SDRAM in the CS3 Space



2.2.2 Example of Switching Procedure for AC Characteristics

To connect SDRAM to the SH7206 and use the SDRAM in clock mode 2, the AC characteristics must be switched. To use the AC characteristics switching function, set the AC characteristics switching register (ACSWR) and AC characteristics switching key register (ACKEYR).

Figure 4 gives an example of the procedure for setting the AC characteristics switching register (ACSWR). These settings must be executed from the internal RAM.

When the SH7206 is used in clock mode 7, leave the initial state as it is and do not make any particular initial settings.

Also, please refer to the SH7206 application note giving an example of initialization, which covers the switching of AC characteristics.




Figure 4 Example Procedure for Making Settings with the AC-Characteristics Switching Function

RENESAS

Example of BSC SDRAM interface Setting (32-Bit Bus)

2.2.3 Power-On Sequence

To perform SDRAM initialization, the bus state controller registers must first be set, followed by a write to the SDRAM mode register.

Once power has been supplied, SDRAM needs a constant idle period. An idle period of at least 200 μ s is set up by the software in this sample task. The required idle period differs with the SDRAM specification. Please refer to the manual for the SDRAM you are using. To write to the SDRAM mode register, a mode-register setting (MRS) command is issued. This takes the form of a special combination of the $\overline{CS3}$, \overline{RASL} , \overline{CASL} , and RD/\overline{WR} signals. The address provides the data for input the SDRAM. Table 3 shows the address to be accessed in writing to the SDRAM mode register when the SDRAM is allocated to the CS3 space.

Data		Burst Read/Single Write (Burst Length 1)		Burst Read/Burst \ (Burst Length 1)	Write
Bus Width	CAS Latency	Access Address	External Address Pin	Access Address	External Address Pin
16 bits	2	H'FFFC 5440	H'0000 0440	H'FFFC 5040	H'0000 0040
	3	H'FFFC 5460	H'0000 0460	H'FFFC 5060	H'0000 0060
32 bits	2	H'FFFC 5880	H'0000 0880	H'FFFC 5080	H'0000 0080
	3	H'FFFC 58C0	H'0000 08C0	H'FFFC 50C0	H'0000 00C0

Table 3 Addresses to be Accessed as Values Written to the SDRAM Mode Register (CS3 Space)

In this sample task, the following settings are made in the SDRAM mode register.

- Burst length: burst read/single write (burst length 1)
- Wrap type: sequential
- CAS latency: 2 cycles

As shown in table 3, these settings are written to the SDRAM mode register by writing a word of any value to H'FFFC 5880 (the data is ignored.). In detail, the following commands are issued sequentially to the SDRAM.

All bank pre-charge command (PALL)
 Idle cycles as specified by the WTRP1[1:0] bits in CS3WCR are inserted between the PALL and the first REF (shown below as idle period Tpw).

 Auto-refresh command (REF, eight times)
 Idle cycles as specified by the WTRC[1:0] bits in CS3WCR are inserted after the REF command is issued (shown below as idle period Trc).

— Mode-register setting command (MRS)



Figure 5 shows an example of timing in writing to the SDRAM mode register.




Figure 5 Example of Timing in Writing to the SDRAM Mode Register



2.3 Operation of the Sample Program

SDRAM read and write operations for sample program are described as follows:

1. Read operation

Figure 6 shows an example of SDRAM single-read timing in operation with the bus clock running at 66.67 MHz. The operations below are performed on successive cycles of the SH7206.

— Tr:	Issuance of ACTV (activating row and bank) command
— Trw1, Trw2:	Wait cycles between the ACTV command and READA/WRITA commands
	The number of wait cycles set by the WTRCD[1:0] bits in CS3WCR is inserted here.
— Tcl:	Issuance of READA command
— Tcw:	Wait cycles between the Tc1 and Td1 cycles
	The number of wait cycles should be equivalent to the CAS latency of the SDRAM. The number of wait cycles set by the A3CL[1:0] bits in CS3WCR (CAS latency of Area 3) is inserted here.
— Td1:	Reading of data to be read
— Tde:	Idle cycle necessary for transferring the read data within this LSI
	One cycle must be allowed without fail for both burst-read and single-read operations.
— Tap1, Tap2:	Cycles of waiting for completion of auto pre-charge
-	The number of wait cycles set by the WTRP[1:0] bits in CS3WCR is inserted here.



SH7206 Group

Example of BSC SDRAM interface Setting (32-Bit Bus)




Figure 6 Example of SDRAM Single-Read Timing (with the Bus-Clock Operating at 66.67 MHz)



2. Write operation

Figure 7 shows an example of SDRAM single-write timing in operation with the bus clock running at 66.67 MHz. The operations below are performed on successive cycles of the SH7206.

- Tr: Issuance of the ACTV (activating row and bank) command
- Trw1, Trw2: Wait cycles between the ACTV command and READA/WRITA commands
- The number of wait cycles set by the WTRCD[1:0] bits in CS3WCR is inserted here.
- Tcl: Issuance of WRITA command
- Trwl1, Trwl2: Cycles of waiting for the start-up of auto pre-charge
- The number of wait cycles set by the TRWL[1:0] bits in CS3WCR is inserted here.
- Tap1, Tap2: Cycles of waiting for completion of auto pre-charge

The number of wait cycles set by the WTRP[1:0] bits in CS3WCR is inserted here.




Figure 7 Example of SDRAM Single-Write Timing (with the Bus-Clock Operating at 66.67 MHz)



2.4 Example of Bus State Controller Setting

An example of bus state controller settings for bus-clock operation at 66.67 MHz is given in table 4. Please refer to the section on the bus state controller in the SH7206 Group hardware manual for details on the individual registers.

Table 4 Example of Bus State Controller Settings

Name of Register	Address	Setting Value	Function
CS3 space bus	H'FFFC 0010	H'1000 4600	-IWW[2:0] = B'001
control register			Idle period between writing and reading and
(CS3BCR)			between writing and writing: 1 cycle
			-TYPE[2:0] = B'100: SDRAM
			-BSZ[1:0] = B'10: 32-bit data bus width
CS3 space wait	H'FFFC 0034	H'0000 4892	-WTRP[1:0] = B'10
control register			Number of cycles to wait for pre-charge
(CS3WCR)			completion: 2
			-WTRCD[1:0] = B'10
			ACTV command \rightarrow Number of wait cycles
			between READA/WRITA commands: 2
			-A3CL[1:0] = B'01
			CAS latency of Area 3: 2 cycles
			-TRWL[1:0] = B'10
			Number of cycles to wait for pre-charge start-up: 2
			-WTRC[1:0] = B'10
			REF command/self-refresh cancellation
			\rightarrow Number of idle cycles among ACTV/REF/MRS
			commands: 5
SDRAM control	H'FFFC	H'0000 0809	-RFSH = 1: Refresh
register (SDCR)	004C		-RMODE = 0: Auto-refresh
			-BACTV = 0: Auto pre-charge mode
			-A3ROW[1:0] = B'01
			Row address of Area 3: 12 bits
			-A3COL[1:0] = B'01
			Column address of Area 3: 9 bits



Name of Register	Address	Setting Value	Function
Refresh timer control register/status register (RTCSR)	H'FFFC 0050	H'A55A 0010*	-1 cycle = 1/(B ϕ (66 MHz)/16) \approx 240 ns -Interval between SDRAM-refresh requests: 4096 cycles/64 ms = 15.625 μ s/time -Setting value of RTCOR = 15.625 μ s ÷ 240 ns \approx 65 = H'41
Refresh timer constant register (RTCOR)	H'FFFC 0058	H'A55A 0041*	-1 cycle = 1/(B ϕ (66 MHz)/16) \approx 240 ns -Interval between SDRAM-refresh requests: 4096 cycles/64 ms = 15.625 μ s/time -Setting value of RTCOR = 15.625 μ s ÷ 240 ns \approx 65 = H'41
AC characteristics switching register (ACSWR)	H'FFFC 180C	H'0000 0009	-AC0SW[3:0] = B'1001 Switches the AC characteristics to extend the delay time.
AC characteristics switching key register (ACKEYR)	H'FFFC 1BFC	H'0000 0000	-Write operation for AC characteristics switching (written value is ignored.)

Note: * When writing, set the upper 16 bits of write data to H'A55A and cancel the write protection.



3. Sample Program

• Sample Program: Listing of "bscsdram.c" (1)

```
1
2
3
        System Name : SH7206 Sample Program
   *
4
        File Name : bscsdram.c
5
        Version
                : 1.00.00
        Contents : SH7206 initial setting
6
   *
7
   *
        Model
                : M3A-HS60
8
   *
        CPU
                : SH7206
9
   *
        Compiler : SHC9.0.00
10
   *
        OS
                 : None
   *
11
12
        Note
                :
   *
                  <Caution>
13
   *
                 This entire sample program is for reference only and
14
                  its operation is not guaranteed.
15
                  Please use this sample as a technical reference
16
   *
                  in software development.
17
   *
18
19
        Copyright (C) 2004 Renesas Technology Corp. All Rights Reserved
20
   *
        AND Renesas Solutions Corp. All Rights Reserved
21
22
        History : 2004.10.14 ver.1.00.00
23
   24
   #include "iodefine.h"
25
26
   /* ==== Macro definition ==== */
27
28
   /* Access address for writing to the SDRAM mode register */
29
   #define SDRAM_MODE (*(volatile unsigned short *)(0xfffc5880))
30
31
   /* ==== Prototype declaration ==== */
32
   void io_init_sdram(void);
33
34
   35
   * ID
                  :
36
   * Overview of module : SDRAM 32-bit bus width connection setting
37
   *_____
38
   * Include
                  : #include "iodefine.h"
39
   *_____
40
   * Declaration
                 : void io_init_sdram(void)
41
   *_____
```



```
Sample Program: Listing of "bscsdram.c" (2)
  * Function
42
                     : Sets pin function controller (PFC) and bus state
                     : controller (BSC) to enable SDRAM in the CS3 space
43 *
44 *
45 *-----
46 * Argument
                    : None
   *_____
47
  * Return value
                     : None
48
   *_____
49
   * Caution
                     : PFC settings are applied to the individual bits to avoid
50
                    : changes to PFC settings made in other processing.
51
   52
   void io_init_sdram(void)
53
   {
54
       volatile int j = 40000;
                                  /* 200-µs wait count @ 200 MHz */
55
56
    /* ==== PFC setting ==== */
57
       PORT.PACRH2.BIT.PA23MD = 0x1;
                                 /* Output DQMUU */
58
       PORT.PACRH2.BIT.PA22MD = 0x1; /* Output DQMUL */
59
      PORT.PACRL4.BIT.PA13MD = 0x1; /* Output DQMLU */
60
       PORT.PACRL4.BIT.PA12MD = 0x1;
                                  /* Output DQMLL */
61
      PORT.PACRL3.BIT.PA9MD = 0x5; /* Output CKE
                                                 */
62
      PORT.PACRL3.BIT.PA8MD = 0x5; /* Output RD/WR# */
63
      PORT.PACRL2.BIT.PA7MD = 0x2; /* Output CS3
                                                 */
64
       PORT.PBCR2.BIT.PB5MD = 0x4;
                                 /* Output CASL
                                                  * /
65
       PORT.PBCR2.BIT.PB4MD = 0x4;
                                 /* Output RASL */
66
67
       PORT.PDCRH4.WORD = 0x1111;
                                  /* Input/output D31-D28 */
68
                                  /* Input/output D27-D24 */
       PORT.PDCRH3.WORD = 0 \times 1111;
69
       PORT.PDCRH2.WORD = 0x1111;
                                 /* Input/output D23-D20 */
70
       PORT.PDCRH1.WORD = 0x1111;
                                   /* Input/output D19-D16 */
71
72
       /* ==== CS3 space bus control register (CS3BCR) setting ==== */
73
       BSC.CS3BCR.LONG = 0x10004600ul; /*
74
                            * Between write & read/between write & write cycles
75
                            * Idle specification : inserts 1 idle cycle
76
                            * Memory type : SDRAM
77
                            * Data-bus spec.
                                             : 32-bit width
78
                                    * /
79
       /* ==== CS3 space wait control register (CS3WCR) setting ==== */
80
       BSC.UN2_BSC.SDRAM.REG_CS3WCR.LONG = 0x00004892ul;
81
                                    /*
82
                                   * Number of pre-charge cycles: 2
83
                                   * Number of wait cycles from ACT command to
84
                                   * read commands
                                                          :2
85
                                   * CAS latency for Area 3
                                                         :2
                                   * Pre-charge start-up cycles:2
86
                                   * Idle cycles from REF command to ACT/REF/
87
                                   * MRS commands
                                                          :5
88
                                   */
89
90
```



• Sample Program: Listing of "main.c" (3) /* ==== SDRAM control register (SDCR) setting ==== */ 91 92 BSC.SDCR.LONG = $0 \times 00000809 \text{ul};$ /* * Refresh control 1 : Refresh 93 * Refresh control 2 : Auto-refresh 94 * Bank active mode : Auto pre-95 charge mode 96 * Area 3 row address bits : 12 97 * Area 3 column address bit: 9 98 99 /* ==== Refresh timer constant register (RTCOR) setting ==== */ 100 BSC.RTCOR.LONG = 0xa55a0041ul; /* 101 * 15.625 μ s/240 ns = 64(0x41) cycles/time 102 */ 103 /* ==== Refresh timer control/status register (RTCSR) setting ==== */ 104 BSC.RTCSR.LONG = 0xa55a0010ul; /* * Start initialization sequence 105 * -clock select: $B\phi16$: 1 cycle = 240 ns 106 * -times consecutively refreshed: 1 107 */ 108 /* ==== Idle period passed? ==== */ 109 while(j-- > 0){ 110 /* Wait */ 111 } 112 113 /* ==== Write to SDRAM mode register ==== */ 114 $SDRAM_MODE = 0;$ /* 115 * Write data is arbitrary. 116 \ast SDRAM mode register setting in CS3 space 117 * Burst read (burst length 1)/single write 118 */ 119 } 120 /* End of File */ 121 122



4. Documents for Reference

 Software manual SH-2A SH2A-FPU Software Manual Rev.3.00
 If you don't already have it, please download the latest version from the homepage of Renesas Technology Corp.

Hardware manual SH7206 Group Hardware Manual Rev.1.00 If you don't already have it, please download the latest version from the homepage of Renesas Technology Corp.

5. Website and Support Window

Website of Renesas Technology Corp.

http://www.renesas.com/



Revision Record

		Descript	tion	
Rev.	Date	Page	Summary	
1.00	Sep.05.05		First edition issued	



Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the
 - country of destination is prohibited.
- 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.