

SH7262/SH7264 Group

REJ06B0982-0100 Rev.1.00

Controller Area Network, Configuration to Receive Data Frames

Apr. 28, 2010

Using the Direct Memory Access Controller

Summary

This application note describes the configuration example of the SH7264 microcomputers (MCUs) to receive data frames using the Controller Area Network, and to store data frames in internal RAM using the Direct Memory Access Controller.

Target Device

SH7262/7264 MCU (In this document, SH7262/SH7264 are described as SH7264.)

Contents

1.	Introduction	2
۷.	Applications	J
3.	Sample Program Listing	17
4.	References	28

1. Introduction

1.1 Specifications

This application activates the SH7264 Direct Memory Access Controller and stores the data in large-capacity internal RAM every time the SH7264 Controller Area Network receives a data frame.

1.2 Modules Used

- Controller Area Network module
- Direct Memory Access Controller (DMAC)

1.3 Applicable Conditions

MCU SH7262/SH7264

Internal clock: 144 MHz

Operating Frequencies Bus clock: 72 MHz

Peripheral clock: 36 MHz

Integrated Development Renesas Technology Corp.

Environment High-performance Embedded Workshop Ver.4.07.00

C Compiler Renesas Technology SuperH RISC engine Family C/C++ Compiler Package Ver.9.03 Release 00

Default setting in the High-performance Embedded Workshop

Compiler Options (-cpu=sh2afpu -fpu=single -object="\$(CONFIGDIR)\\$(FILELEAF).obj"

-debug-gbr=auto -chgincpath -errorpath -global volatile=0 -opt range=all

-infinite_loop=0 -del_vacant_loop=0 -struct_alloc=1 -nologo)

1.4 Related Application Notes

- SH7262/SH7264 Group Example of Initialization
- SH7262/SH7264 Group Controller Area Network, Configuration to Transmit Data Frames
- SH7262/SH7264 Group Controller Area Network, Configuration to Receive Data Frames
- SH7262/SH7264 Group Controller Area Network, Configuration to Transmit Remote Frames
- SH7262/SH7264 Group Controller Area Network, Configuration to Receive Remote Frames

1.5 About Active-low Pins (Signals)

The symbol "#" suffixed to the pin (or signal) names indicates that the pins (or signals) are active-low.



2. Applications

This application receives the data frame using the Controller Area Network, and stores the data frame in large-capacity internal RAM using the Direct Memory Access Controller.

2.1 Overview of Modules

(1) Controller Area Network

The SH7264 includes two Controller Area Network channels which are compliant with the CAN protocol, version 2.0B active, and ISO 11898.

The Controller Area Network module has 31 programmable mailboxes for transmission/reception, one mailbox for reception, and one programmable receive filtering mask to provide flexible communication procedure. Table 1 lists features of the Controller Area Network. Figure 1 shows its block diagram. Table 2 lists interrupt sources. Sources to activate the Direct Memory Access Controller are mailbox 0 data frame received interrupt, and remote frame received interrupt only. For more details, refer to the Controller Area Network chapter in the SH7262 Group, SH7264 Group Hardware Manual.

Table 1 Controller Area Network Features

Items	Description
Protocol	CAN protocol, version 2.0B. Bit timing is compliant to ISO 11898
Number of channels	2 (1)
Number of mailboxes	32 ⁽¹⁾
	(31 programmable transmit/receive mailbox, and one receive mailbox)
Transfer speed	Up to 1 Mbps
Number of interrupt sources	16
Trigger mode	Event-trigger mode, and time-trigger mode
Test mode	Includes listen-only mode, and error passive mode
DMA transfer	DMAC can be activated by mailbox 0 data frame received interrupt, or remote frame received interrupt

Note: Two CAN channels can be used together as 64 mailboxes \times one CAN channel.




Figure 1 Controller Area Network Block Diagram (Per One Channel)

Table 2 Controller Area Network Interrupt Sources (Per One Channel)

Interrupt	Source	Interrupt flag	Activating the Direct Memory Access Controller	
	Error passive (TEC ≥ 128, or REC ≥ 128)	IRR5		
ERS	Bus off (TEC ≥ 256)/Bus off recovery	IRR6	-	
ENS	Error warning (TEC ≥ 96)	IRR3		
	Error warning (REC ≥ 96)	IRR4		
	Transition to Reset/halt/CAN sleep	IRR0	-	
	Overload frame transmission	IRR7	-	
	Unread message overwrite (overrun)	IRR9	Not allowed	
	Start of new system matrix	IRR10	. That allowed	
OVR	TCMR2 compare match	IRR11		
OVIC	Detection of CAN bus operation in CAN sleep mode	IRR12		
	Timer overrun/Next_is_Gap/Message error	IRR13	_	
	TCMR0 compare match	IRR14		
	TCMR1 compare match	IRR15		
RM0 (1)	Data frame reception	IRR1 (2)	- Allowed ⁽³⁾	
RM1 ⁽¹⁾	Remote frame reception	IRR2 (2)	· Allowed	
SLE Message transmission/transmission disabled (slot empty)		IRR8	Not allowed	

Notes: 1 RM0 is an interrupt generated by the remote frame pending flag for mailbox 0 (RFPR0 [0]) or the data frame pending flag for mailbox 0 (RXPR0 [0]). RM1 is an interrupt generated by the Remote frame pending flag for mailbox n (RFPR1 [n]) or the data frame pending flag for mailbox n (RXPR1 [n]) (n = 1 to 31).

- 2. IRR1 is a data frame received interrupt flag for mailboxes 0 to 31, and IRR2 is a remote frame receive interrupt flag for mailboxes 0 to 31.
- 3. The Direct Memory Access Controller can be activated only by the RM0 interrupt.

(2) Direct Memory Access Controller

The Direct Memory Access Controller transfers data among an external device with DACK (transfer request acknowledge signal), an external memory, internal memory, memory-mapped external device, and on-chip peripheral modules, instead of the CPU. It has two bus modes; cycle steal mode and burst mode.

In cycle steal mode, the Direct Memory Access Controller leaves the bus to other masters when it finishes "a transmit" (in bytes, words, long words, or 16 bytes). When the Direct Memory Access Controller receives another transfer request, it retrieves the bus again. Then, it transfers data in unit of a transfer, and leaves the bus again to the other bus. The Direct Memory Access Controller repeats this operation until the transfer end conditions are satisfied.

This application transfers the data received in the Controller Area Network mailbox 0 to the large-capacity internal RAM using cycle steal mode.

Table 3 lists the features of the Direct Memory Access Controller. Figure 2 shows its block diagram. For more information, refer to the Direct Memory Access Controller chapter in the "SH7262 Group, SH7264 Group Hardware manual".

Table 3 Direct Memory Access Controller Features

Items	Description
Number of channels	16 channels
Address space	4 GB physically
Transfer data length	Byte, word, long word, and 16 bytes
Number of transfers	16,777,216 (24-bit) times
Address mode	Single address mode, dual address mode
Transfer request	External request, on-chip peripheral module request, auto-request
Bus mode	Cycle steal mode (normal mode and intermittent mode)
	Burst mode
Interrupt source	One-half of the data transfer completed, data transfer completed
Reload function	DMA transfer using the same setting as the current DMA transfer can be repeated automatically without specifying the setting again. Specify the reload register during the DMA transfer to execute the next DMA transfer with another setting. The reload function can be enabled or disabled per channel, and reload register.




Figure 2 Direct Memory Access Controller Block Diagram

2.2 Configuration Procedure

(1) Steps to configure the Controller Area Network

Configure the Controller Area Network in reset mode (configuration mode). After configuration is completed, clear the reset mode to join the CAN bus activity. To activate the Direct Memory Access Controller by the Controller Area Network data frame received interrupt (IRR1), set bit 1 (IMR1) in the Interrupt mask register (IMR), and bit 0 (MBIMR0[0]) in the Mailbox interrupt mask register 0 (MBIMR0) to enable interrupts.

Figure 3 and Figure 4 show flow charts for configuring the Controller Area Network. For details on register settings, refer to the SH7262 Group, SH7264 Group Hardware Manual.




Figure 3 Flow Chart for Configuring the Controller Area Network (1/2)




Figure 4 Flow Chart for Configuring the Controller Area Network (2/2)

(2) Steps to configure the Direct Memory Access Controller

When using the Controller Area Network data frame received interrupt (IRR1) as an interrupt source, only cycle steal mode can be specified. This application uses the reload function in the DMA source address register, and DMA transfer count register. Figure 5 and Figure 6 show flow charts for configuring the Direct Memory Access Controller. For details on register settings, refer to the SH7262 Group, SH7264 Group Hardware Manual.




Figure 5 Flow Chart for Configuring the Direct Memory Access Controller (1/2)




Figure 6 Flow Chart for Configuring the Direct Memory Access Controller (2/2)

2.3 Bit Configuration and Transmission Speed

One bit in the Controller Area Network consists of the following four segments:

- 1. Synchronization segment (SS)
- 2. Propagation time segment (PRSEG)
- 3. Phase buffer segment 1 (PHSEG1)
- 4. Phase buffer segment 2 (PHSEG2)

Each segment is composed of the reference time Tq (time quanta). Figure 7 shows the bit configuration example when SS = 1 Tq, PRSEG = 8 Tq, PHSEG1 = 8 Tq, and PHSEG2 = 8 Tq.




Figure 7 Bit Configuration

The Controller Area Network sets the number of Tqs of PRSEG + PHSEG1 to bits TSG1 [3:0] in the Bit configuration register 1 (BCR1), and the number of Tqs of PSEG2 to bits TSG2 [2:0] in BCR1 register (Value + 1 is the number of Tqs). Also, the number of peripheral bus clocks for 1 Tq is set to bits BRP [7:0] in the Bit configuration register 0 (BCR0).

In the following description, bits BRP [7:0], TSG1 [3:0], and TSG2 [2:0] are register values, and bits BRP, TSEG1, TSEG2, and SJW are the corresponding values for the register values. For the corresponding values for register values, refer to the Controller Area Network chapter in the SH7262 Group, SH7264 Group Hardware Manual.

CAN defines
$$1Tq = \frac{2\times (BRP\left[7:0\right]+1)}{Peripheral \ bus \ clock} \qquad By \ this \ formula, \ the \ transmission \ speed is \ calculated \ as \ follows:$$

$$Transmission \ speed = \qquad \frac{Peripheral \ bus \ clock}{\left\{2\times (BRP\left[7:0\right]+1\right)\times \text{the number of } Tqs/bit\right\}}$$

$$= \qquad \frac{Peripheral \ bus \ clock}{\left\langle2\times (BRP\left[7:0\right]+1\right)\times \left\{(TSG\left[3:0\right]+1\right)+(TSG2\left[2:0\right]+1)+1\right\}\right\rangle}$$

Following is the restriction on setting the Bit configuration register.

TSEG1 (Min.) > TSEG2
$$\geq$$
 SJW (Max.) (SJW = 1 to 4)

SJW is the resynchronization jump width. It is a segment that lengthens phase buffer segment 1 or shortens phase buffer segment 2 to correct the phase difference.

$$8 \le TSEG1 + TSEG2 + 1 \le 25$$
 time quanta $TSEG2 \ge 2$

As this sample program specifies the peripheral bus clock as 36 MHz, BRP [7:0] = 0, TSG 1 [3:0] = 9, and TSG2 [2:0] = 6, the transmission speed is calculated as follows:

Transmission speed =
$$\frac{36M}{2 \times (0+1) \times ((9+1)+(6+1)+1)} = 1M....1 \text{ Mbps}$$

2.4 Sample Program Operation

This sample program uses the Controller Area Network channel 1 to receive a standard CAN data frame with identifier H'00A in mailbox 0. Activate the Direct Memory Access Controller by the data frame received interrupt (IRR1) to transfer data in mailbox 0 to the large-capacity internal RAM. Note that the data frame received interrupt does not occur to the CPU. After the transfer is completed, the Direct Memory Access Controller resets the DMA source address register, and DMA transfer count register to default values by its reload function. As the Direct Memory Access Controller stores the received data in contiguous area in sequence, it does not reload the DMA destination address register. Clear the TE flag using the transfer end interrupt by the Direct Memory Access Controller and prepare for the next data frame received interrupt. When there is no space in the receive buffer variable, the sample program disables the Direct Memory Access Controller.

When specifying the cache-enabled area as the transfer destination, disable entries in cache as appropriate to maintain the coherency between the cache and memory.

Figure 8 shows the sample program operation (overview).

Note: The sample program transmits and receives data frames; however, this application note describes only the reception.




Figure 8 Sample Program Operation (Overview)

2.5 Sample Program Procedure

Table 4 lists setting examples of the Controller Area Network. Table 5 lists setting examples of the Direct Memory Access Controller. Figure 9 shows the configuration flow chart of this sample program.

Note: The sample program transmits and receives data frames, however, this application note describes only the reception.

Table 4 Register Settings

Register Name	Address	Setting	Description
Standby control register 5 (STBCR5)	H'FFFE 0410	H'FB	MSTP52 = "0": Controller Area Network channel 1 is operating
		H'0001	MCR0 = "1": Reset mode transition request
Master control register (MCR)	H'FFFF 5800	H'8001	MCR15 = "1": The order of the RCAN-ET message and of the HCAN2 message are different
		H'8000	MCR0 = "0": Reset mode is cleared
Interrupt mask register (IMR)	H'FFFF 580A	H'FFFD	Enable the data frame received interrupt (IRR1)
Mailbox interrupt mask register 0 (MBIMR0)	H'FFFE 5852	H'FFFE	MBIMR0[0] = "0": Enable the receive interrupt in mailbox 0
Bit configuration register 1 (BCR1)	H'FFFF 5804	H'9600	TSG1 [3:0] = "B'1001": PRSEG + PHSEG1 = 10 Tq TSG2 [2:0] = "B'110": PHSEG2 = 7 Tq SJW="0": SJW = 1 Tq BSP = "0": Bit sampling at one point
Bit configuration register 0 (BCR0)	H'FFFF 5806	H'0000	BRP [7:0] = "0": 1 Tq = 2 x Pφ
Message control field 1 in mailbox 0 (MB[0].CONTROL1)	H'FFFF 5910	H'0200	MBC [2:0] = "B'010": Receiving the data frame and remote frame are enabled
Message control field 0 in mailbox 0 (MB[0].CONTROL0)	H'FFFF 5900	H'0028 0000	IDE = "0": Standard format RTR = "0": Data frame STDID [10:0] = "H'00A": Standard identifier is H'00A
Local acceptance filter mask in mailbox 0 (MB[0].LAFM)	H'FFFF 5904	H'0000 0000	Clear: Mask is not specified

Table 5 Direct Memory Access Controller Setting

Register Name	Address	Setting	Description
Standby control register_2 (STBCR_2)	H'FFFE 0018	H'00	MSTP8 = "0": DMAC is operating
DMA source address register_4 (SAR_4)	H'FFFE 1040	H'FFFF 5900	Transfer source starting address: Specify the starting address in mailbox 0
DMA reload source address register_4 (RSAR_4)	H'FFFE 1140	H'FFFF 5900	Address to reload to the SAR_4: Specify the starting address in mailbox 0
DMA destination address register_4 (DAR_4)	H'FFFE 1044	℞_buff[0]	Transfer destination starting address: Specify the starting address in the receive buffer
DMA transfer count register_4 (DMATCR_4)	H'FFFE 1048	H'0000 000A	Number of transfers: 10
DMA reload transfer count register_4 (RDMATCR_4)	H'FFFE 1148	H'0000 000A	Number of transfers to reload to the DMATCR_4: 10
		H'0000 0000	DE = "0": Disable the DMA transfer
			TC = "1"
	H'FFFE 104C	H'A000 5A0C	Execute the specified number of transfers of the DMATCR0 by a transfer request
			RLDSAR = "1": Enable the source address reload function
			RLDDAR = "0": Disable the destination address reload function
DNAA ah awaal aawaal			DM = "B'01":
DMA channel control register_4 (CHCR_4)			Increment the destination address SM = "B'01": Increment the source address
			RS = "B'1010": Specify the Controller Area
			Network channel 1 as the transfer request source
			TB = "0": Specify cycle steal mode
			TS = "B'01": Specify to transfer data in
			words
			IE = "0": Enable the interrupt request
		H'A000 5A0D	DE = "1": Enable the DMA transfer
DMA operation register (DMAOR)	H'FFFE 1200	H'0001	DME = Enable the DMA transfer on all channels
Interrupt priority register 07 (IPR07)	H'FFFE 0C02	H'A000	Transfer end interrupt priority: Specify level 10




Figure 9 Sample Program Flow Chart

3. Sample Program Listing

3.1 Supplement to the Sample Program

As the capacity of the SH7264 large-capacity internal RAM varies as 1 MB or 640 KB, depending on the MCU type, the section alignment and register setting must be partly altered. To support both MCU types, this application note provides two types of sample programs (workspaces) for 1-MB RAM and 640-KB RAM.

As the MCU with 640-KB RAM must be write-enabled before writing data in the data-retention RAM, the System control register 5 (SYSCR5) is set to write-enable the RAM in the sample program for 640-KB RAM.

Review your product and use the appropriate workspace.



3.2 Sample Program Listing "main.c" (1/6)

```
/*****************************
1
2
          DISCLAIMER
           This software is supplied by Renesas Electronics Corp. and is only
4
5
           intended for use with Renesas products. No other uses are authorized.
6
           This software is owned by Renesas Electronics Corp. and is protected under
7
8
           all applicable laws, including copyright laws.
9
10
           THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
           REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
11
           INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
12
13
          PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
14
           DISCLAIMED.
15
16
           TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17
           ELECTRONICS CORP. NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
18
           FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
19
           FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20
           AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
21
2.2
          Renesas reserves the right, without notice, to make changes to this
2.3
           software and to discontinue the availability of this software.
           By using this software, you agree to the additional terms and
25
           conditions found by accessing the following link:
           http://www.renesas.com/disclaimer
26
        *************************
27
        * (C) 2010 Renesas Electronics Corporation. All rights reserved.
        *""FILE COMMENT""******* Technical reference data ******************************
29
          System Name : SH7264 Sample Program
30
          File Name : main.c
31
           Abstract
32
                      : DMAC+CAN Module Application (Data Frame Transmit and Receive)
           Version
33
                      : 1.00.01
34
          Device
                     : SH7262/SH7264
35
          Tool-Chain : High-performance Embedded Workshop (Ver. 4.07.00).
                      : C/C++ compiler package for the SuperH RISC engine family
36
37
                                                 (Ver.9.03 Release00).
          os
38
                      : None
39
           H/W Platform: M3A-HS64G50(CPU board)+M3A-HS64G01(IO board)
40
           Description :
41
42
                      : Feb.09,2010 ver.1.00.00
43
                      : Apr.15,2010 Ver.1.00.01 Changed the company name
        44
        #include "iodefine.h"
                               /* SH7264 iodefine */
45
```

3.3 Sample Program Listing "main.c" (2/6)

```
47
      /* ---- Prototype declaration ---- */
48
      void main(void);
      void io_interrupt_dmac_dei4(void);
50
     extern void io_init_port_ch0(void);
51
   extern void io_init_port_ch1(void);
52
   extern void io_init_can_ch0(void);
53
     extern void io_init_can_ch1(void);
      extern void io_init_dmac(void *src, void *dst, int count);
54
55
      extern void io_data_send_ch0(unsigned char *addr, int size);
57
      /* ---- Macro definition ---- */
      #define NUM_OF_BUFF
                                         /* Number of faces in the receive buffer */
58
59
60
    /* ---- Type definition ---- */
     typedef struct{
61
                                      /* Message control field 0 */
62
       unsigned long
                       control0;
      unsigned long lafm;
unsigned char data[8];
unsigned short control1;
                                      /* Local acceptance filter mask */
63
                                      /* Data */
64
                                      /* Message control field 1 */
65
66
       unsigned short timestamp;
                                      /* Timestamp */
67
     }MB_TYPE;
68
      /* ---- Variable definition ---- */
69
70
      MB_TYPE rx_buff[ NUM_OF_BUFF ]; /* Receive buffer */
71
      unsigned char tx_{data[8]} = \{0xc0, 0xc1, 0xc2, 0xc3, 0xc4, 0xc5, 0xc6, 0xc7\};
                                       /* Transmit data */
72
73
```

3.4 Sample Program Listing "main.c" (3/6)

```
74
75
     * Outline
                 : Sample program main
77
78
     * Include
                 : "iodefine.h"
79
     *-----
80
     * Declaration : void main(void);
     *_____
81
     * Description \,: After configuring the Controller Area Network (RCAN), channel 0
82
83
                  : transmits a data frame, and channel 1 receives the data frame.
84
                 : It uses the Direct Memory Access Controller (DMAC) to transfer
85
                 : the received data.
86
87
     * Argument
                 : void
88
89
     * Return Value : void
90
91
     92
93
    void main(void)
94
   {
95
      int i;
96
      unsigned char *p;
97
      int idx, sz;
98
       /* ==== Configures the general-purpose I/O port ==== */
99
100
       io_init_port_ch1();
101
       io_init_port_ch0();
102
103
      /* ==== Configures the DMAC (channel 1) ==== */
104
      io_init_dmac( &RCAN1.MB[0], rx_buff, sizeof(MB_TYPE) / sizeof(short) );
105
                         /* Transfers the received data in channel 1
106
                          mailbox 0 to the internal RAM */
107
108
      /* ==== Configures the CAN ==== */
109
       io_init_can_ch1();
       io_init_can_ch0();
110
111
      /* ==== Transmits data (channel 0) ==== */
112
     for( i=0; i<NUM_OF_BUFF; i++ ){</pre>
113
114
      io_data_send_ch0( tx_data, 8 );
115
116
117
       while(1){
       /* wait */
118
119
120
    }
```

3.5 Sample Program Listing "main.c" (4/6)

```
121
122
123
     * Outline
                 : DMAC setting
124
125
     * Include
                 : "iodefine.h"
     *_____
126
127
     * Declaration : void io_init_dmac(void *src, void *dst, int count);
     *-----
128
     * Description : Configure the Direct Memory Access Controller (DMAC).
129
130
                  : Specify cycle steal mode, dual address mode, an on-chip peripheral
131
                  : module request (RCAN). Specify the transfer data length in words,
132
                 : RCAN mailbox 0 as the source, and internal RAM as the destination.
133
                 : The reload function is used to the source address.
134
     * Argument
                 : void *src ; I : Transfer source address
135
136
                  : void *dst ; 0 : Transfer destination address
137
                  : int count ; I : Number of transfers
138
139
     * Return Value : void
140
     *-----
141
     142
    void io_init_dmac(void *src, void *dst, int count)
143
144
145
      /* ==== Sets the Standby control register 2 ==== */
146
      CPG.STBCR2.BIT.MSTP8 = 0;
                                    /* Clears the DMAC module standby */
147
148
      /* ==== Disables transfer on DMA_channel 4 ==== */
149
      DMAC.CHCR4.BIT.DE = 0x0;
                                  /* Disables the DMA transfer */
150
151
      /* ==== Sets the DMA source address register_4 (SAR_4) ==== */
152
      DMAC.SAR4.LONG = (unsigned long)src;
153
154
      /* ==== Sets the DMA reload source address register_4 (RSAR_4) ==== */
      DMAC.RSAR4.LONG = (unsigned long)src;
155
156
157
      /* ==== Sets the DMA destination address register_4 (DAR_4) ==== */
158
      DMAC.DAR4.LONG = (unsigned long)dst;
160
      /* ==== Sets the DMA transfer count register_4 (DMATCR_4) ==== */
161
      DMAC.DMATCR4.LONG = count;
162
163
      /* ==== Sets the DMA reload transfer count register_4 (RDMATCR_4) ==== */
164
      DMAC RDMATCR4 LONG = count;
165
```

3.6 Sample Program Listing "main.c" (5/6)

```
166
        /* ==== Sets the DMA channel control register_4 (CHCR_4) ==== */
167
        DMAC.CHCR4.LONG = 0xa0005a0c;
168
169
                          bit 31
                                   : TC DMATCR transfer: 1---- Executes the specified number
170
                                                                 of transfers of the DMATCR
171
                          bit 30
                                  : reserve 0
172
                          bit 29
                                   : RLDSAR ON : 1----- Enables the reload function (RSAR)
                                   : RLDDAR ON : 0----- Disables the reload function
                          bit 28
173
174
                                                              (RDAR)
175
                          bit 27
                                   : reserve 0
176
                          bit 26
                                   : DAF: 0----- Not used
                                  : SAF: 0----- Not used
177
                          bit 25
178
                          bit 24 : reserve 0
179
                          bit 23 : DO over run0 : 0----- Not used
                          bit 22
                                  : TL TEND low active : 0--- Not used
180
181
                          bit 21
                                   : reserve 0
                                    : TEMASK : 0----- Not used
182
                          bit 20
183
                          bit 19
                                    : HE :0----- Not used
                                   : HIE :0----- Not used
184
                          bit 18
185
                          bit 17 : AM :0----- Not used
                          bit 16 : AL :0----- Not used
186
187
                          bit 15 to 14: DM1:0 DM0:1----- Increments the destination
                                                              address
188
189
                          bit 13 to 12: SM1:0 SM0:1----- Increments the source address
190
                          bit 11 to 8 : RS : B'1010----- Transfer request is from
191
                                                             RCAN channel 1
192
                                 : DL : DREQ level : 0 ---- Not used
193
                                   : DS : DREQ select : 0 Low level Not used
                                  : TB :cycle :0----- Cycle steal mode
194
195
                          bit 4 to 3: TS : transfer size: B'01- Transfers data in words
196
                                   : IE : interrupt enable: 1- Enables interrupt
                                    : TE : transfer end: 0---- Clears the TE flag
197
198
                                                                (Clear the flag to 0 after
199
                                                                reading 1)
200
                                   : DE : DMA enable bit: 0--- Disables the DMA transfer
201
202
       /* ====== Sets the Interrupt priority register 07 (IPR07) ====== */
203
       INTC.IPR07.BIT._DMAC4 = 0xa;
204
205
       /* ---- Sets the DMA operation register (DMAOR)---- */
       DMAC.DMAOR.WORD = 0 \times 0007;
206
                                          /* Sets the DME bit. To avoid clearing */
207
                                        /* address error and NMI flags, write 1 */
208
                                         /* to the AE bit and NMIF flag */
       /* ====== Enable transfer on DMA_channel 4 ====== */
209
       DMAC.CHCR4.BIT.DE = 0x1;
210
211
212
     }
```

3.7 Sample Program Listing "main.c" (6/6)

```
213
214
     * Outline : Sample program main
215
216
217
     * Include
                : "iodefine.h"
     *_____
218
219
     * Declaration : void io_interrupt_dmac_dei4(void);
     *-----
220
     * Description : Handles the transfer end interrupt on DMAC channel 4.
221
222
                : Use the reload register to receive data repeatedly.
223
                : When transferring buffer size of data is completed, the DMA is
224
                : is stopped.
225
226
     * Argument
               : void
227
    * Return Value : void
228
229
230
    231
232
    void io_interrupt_dmac_dei4( void )
233
234
     volatile int dummy;
235
236
     /* ==== When the buffer size of data is transferred, the DMA is stopped ==== */
237
     if( DMAC.DAR4.LONG >= (unsigned long)&rx_buff[ NUM_OF_BUFF ] ){
      DMAC.CHCR4.BIT.DE = 0;  /* Disables the transfer */
238
239
240
     /* ==== Clears the TE flag ==== */
241
     DMAC.CHCR4.BIT.TE = 0;
242
243
     /* ==== Execute dummy read to make sure to clear the interrupt source flag ==== */
244
     dummy=DMAC.CHCR4.LONG;
245
246 }
247 /* End of File */
```

3.8 Sample Program Listing "can1.c" (1/4)

```
/******************************
1
        DISCLAIMER
        This software is supplied by Renesas Electronics Corp. and is only
4
5
        intended for use with Renesas products. No other uses are authorized.
        This software is owned by Renesas Electronics Corp. and is protected under
8
        all applicable laws, including copyright laws.
10
         THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
        REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
11
        INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
12
        PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
13
14
        DISCLAIMED.
15
16
       TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
17
         ELECTRONICS CORP. NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
18
        FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
19
        FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS
20
        AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
     * Renesas reserves the right, without notice, to make changes to this
2.2
23
        software and to discontinue the availability of this software.
        By using this software, you agree to the additional terms and
25
        conditions found by accessing the following link:
        http://www.renesas.com/disclaimer
26
     *********************
27
     * (C) 2010 Renesas Electronics Corporation. All rights reserved.
     *""FILE COMMENT""******* Technical reference data ******************************
29
     * System Name : SH7264 Sample Program
30
     * File Name : can1.c
31
        Abstract
32
                   : DMAC+CAN Module Application (Data Frame Receive)
        Version
33
                   : 1.00.01
     * Device
34
                  : SH7262/SH7264
     * Tool-Chain : High-performance Embedded Workshop (Ver.4.07.00).
                   : C/C++ compiler package for the SuperH RISC engine family
36
37
                                               (Ver.9.03 Release00).
38
                   : None
39
        H/W Platform: M3A-HS64G50(CPU board)+M3A-HS64G01(IO board)
40
        Description :
41
42
                   : Feb.09,2010 ver.1.00.00
43
                  : Apr.15,2010 Ver.1.00.01 Changed the company name
     44
     #include "iodefine.h"
                             /* SH7264 iodefine */
45
```

3.9 Sample Program Listing "can1.c" (2/4)

```
47
    /* ---- prototype declaration ---- */
48
   void io_init_port_ch1(void);
49
   void io_init_can_ch1(void);
50
   /* ---- symbol definition ---- */
51
   #define CAN_IRR0 0x0001
53
   54
55
    * Outline : General-purpose I/O port configuration
57
             : "iodefine.h"
    * Include
58
    *_____
59
    * Declaration : void io_init_port_chl(void);
60
    *_____
61
    * Description \,: Set pin functions (CRx1 input, CTx1 output).
62
64
    * Argument
             : void
65
    *-----
66
    * Return Value : void
67
68
    69
70
   void io_init_port_ch1(void)
71
      /* ==== Setting of PORT ==== */
72
    PORT.PJCR0.BIT.PJ2MD = 0x1; /* Set CTx1 */
73
74
     PORT.PJCRO.BIT.PJ3MD = 0x1; /* Set CRx1 */
75
   }
76
```

3.10 Sample Program Listing "can1.c" (3/4)

```
77
78
     * ID :
     * Outline : RCAN configuration
80
81
     * Include
                 : "iodefine.h"
     *-----
83
     * Declaration : void io_init_can_ch1(void);
     *_____
84
     * Description : Configure the Controller Area Network (RCAN) channel 1.
85
                  : Transfer speed is set as 1 Mbps. Enable the interrupt mask to
87
                 : allow the Direct Memory Access Controller to transfer received
88
                 : data in mailbox 0.
89
90
     * Argument
                : void
91
     * Return Value : void
92
93
94
     95
96
    void io_init_can_ch1(void)
97
98
       int i,j;
99
100
     /* ==== Sets the Standby control register 5 ==== */
101
     CPG.STBCR5.BIT.MSTP52 = 0;
                                    /* Clears RCAN channel 1 module standby */
102
103
     /* ==== Sets the Master control register ==== */
      RCAN1.MCR.WORD = 0x0001; /* Sets the reset mode */
      while((RCAN1.IRR.WORD & CAN_IRR0) != CAN_IRR0){
105
106
       /* Waits for completing transition to reset mode */
107
108
      /* ==== IRR = 1, GSR = 1 (set automatically) ==== */
109
110
     /* ---- Clears the reset interrupt flag ---- */
111
      RCAN1.IRR.WORD = 0 \times 0001;
112
     /* ---- Sets the Master control register ---- */
113
114
       RCAN1.MCR.WORD = 0x8000;
                                    /* RCAN is not same as HCAN2 */
     /* ---- Sets the Interrupt mask register ---- */
116
117
      RCAN1.IMR.WORD = 0xfffd;
118
119
     /* ---- Sets Mailbox interrupt mask register 0 ---- */
120
     RCAN1.MBIMR0.BIT.MB0 = 0;
121
```

3.11 Sample Program Listing "can1.c" (4/4)

```
/* ----Clears mailbox RAM ---- */
122
123
        for(i = 0; i < 32; i++){
124
             RCAN1.MB[i].CONTROLO.LONG = 0 \times 0000000000;
             RCAN1.MB[i].LAFM.LONG = 0 \times 0000000000;
125
126
            for(j = 0; j < 8; j++){}
127
                RCAN1.MB[i].MSG_DATA[j] = 0 \times 00;
128
             }
        }
129
      /* ---- Sets mailbox 0 ---- */
130
        RCAN1.MB[0].CONTROL1.WORD = 0 \times 0200; /* MBC = 2, dlc = 0 */
132
        RCAN1.MB[0].CONTROL0.LONG = 0x00280000; /* Standard data frame, id=0x00a */
        RCAN1.MB[0].LAFM.LONG = 0 \times 000000000;
133
134
        for(i = 0; i < 8; i++){
                                                  /* Clears data */
135
            RCAN1.MB[0].MSG_DATA[i] = 0x00;
136
      /* ---- Sets the Bit configuration register ---- */
137
138
        RCAN1.BCR1.WORD = 0x9600; /* tsg1 = 9 (10-bit), tsg2 = 6 (7-bit), sjw = 0 (1-bit),
139
                                       bsp = 0 */
        RCAN1.BCR0.WORD = 0x0000;
140
                                      /* 1 Mbps */
141
       /* ---- Sets the Interrupt request register ---- */
        RCAN1.IRR.WORD = 0xffff;
143
144
145
       /* ---- Sets the Master control register ---- */
146
        RCAN1.MCR.WORD &= 0xf8fc; /* Clears MCR0, and MCR1 */
        while( (RCAN1.GSR.WORD & 0x0008) != 0x0000 ){
147
148
           /* Reset state is end */
149
150 }
151
152 /* End of File */
```

4. References

• Software Manual

SH-2A/SH2A-FPU Software Manual Rev. 3.00

The latest version of the software manual can be downloaded from the Renesas website.

Hardware Manual

SH7262 Group, SH7264 Group Hardware Manual Rev. 2.00

The latest version of the hardware manual can be downloaded from the Renesas website.

Website and Support

Renesas Electronics Website http://www.renesas.com/

Inquiries

http://www.renesas.com/inquiry

All trademarks and registered trademarks are the property of their respective owners.

Revision Record

Description

Rev.	Date	Page	Summary
1.00	Apr.28.10	_	First edition issued

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

— The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
 In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.
- 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

The reserved addresses are provided for the possible future expansion of functions. Do not access
these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically
- Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life
- You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada

1 Nicholson Hoad, Newmarket, Ontario L3 +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-565-109, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd.
7F, No. 363 Fu Shing North Road Taipei, Taiwan, R.O.C.
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Ámcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

© 2010 Renesas Electronics Corporation, All rights reserved