1. Home
    2. Microcontrollers and Microprocessors
    3. RX Family


High performance (max. 50 MHz) and low power microcontroller supporting large capacity memory


RX210 Flash MCUs bring new levels of capability and performance to ultra-low-power, low-voltage embedded-system applications. Based on the fast 32-bit RX CPU core, RX210 chips are the first members of the RX200 series of middle-range products.



Product Brochures

RX200 Brochure

Key Features:

CPU core RX CPU General registers: 32-bit x 16
Multiplier: 32-bit multiplier Divider: Yes
Multiply-accumulator: Yes (two types: memory-to-memory operations and register-to-register operations)
Maximum operating frequency 50 MHz
Power supply voltage 1.62 to 5.5V
Program Flash max. 1 MB
Data Flash 8 KB
SRAM max. 96 KB
On-chip peripheral functions Transfer functions DMA controller (DMACA): 4 channels
Data transfer controller (DTCa)
Timers Multi-function timer pulse unit 2: 16 bits x 6 channels (MTU2a)
16-bit timer pulse unit x 6ch 144,145pin only Port output enable 2 (POE2a)
8-bit timer (TMR): 8 bits x 2 channels x 2 units
Compare match timer (CMT): 16 bits x 2 channels x 2 units
Real-time clock (RTCb): 64-pin and over: available; 48-pin: not available Watchdog timer (WDTA)
Communication functions Serial communication interface (SCIc): 145,144pin 12 channels, 100, 80pin 6 channels, 64pin 5 channels, 48pin 4 channels
Serial communication interface (SCId): 1channel
I2C bus interface (RIIC): 1channel
Serial peripheral interface (RSPI): 1channel
Analog functions 12bit A/D Converter (S12ADb):145,144,100pin 16 channels, 80pin 14 channels, 64pin 12 channels, 48pin 8 channels
D/A Converter (DA): 64-pin and over:2 channels, 48-pin none
Comparator A (CMPA): 2 channels
Comparator B (CMPB): 2 channels
Safety functions Clock frequency accuracy measurement circuit (CAC)
Data operation circuit (DOC)
14-bit independent watchdog timer (IWDTa)
ADC self-diagnostic function/AD disconnection-detection function CRC calculator (CRC)
Clock Generation Circuit Main clock oscillator
Sub-clock oscillator
Low-speed on-chip oscillator (LOCO)
High-speed on-chip oscillator (HOCO)
Dedicated on-chip oscillator for the IWDT
Others Event link controller (ELC)
Multifunction pin controller (MPC)
Power-on reset circuit (POR)
Low voltage detection circuit (LVD)

Temperature sensor (TEMPSa)
External bus: 100-pin and over: available; 80-pin and under: not available
On-chip debugging function Available (with trace function)
Low power consumption modes 4 modes Sleep mode
All-module clock stop mode
Software standby mode
Deep software standby mode
Packages PLQP0048KB-A(48-pin,LFQFP,7x7mm,0.5mm pitch)
PLQP0064KB-A(64-pin,LFQFP,10x10mm,0.5mm pitch)
PLQP0064GC-A(64-pin,LQFP,14x14mm,0.8mm pitch)
PLQP0080KB-A(80-pin,LFQFP,12x12mm,0.5mm pitch)
PLQP0080JA-A(80-pin,LQFP,14x14mm,0.65mm pitch)
PLQP0100KB-A(100-pin,LFQFP,14x14mm,0.5mm pitch)
PTLG0100KA-A(100-pin,TFLGA,5.5x5.5mm,0.5mm pitch)
PTLG0100JA-A(100-pin,TFLGA,7x7mm,0.65mm pitch)
PLQP0144KA-A(144-pin,LFQFP,20x20mm,0.5mm pitch)
PTLG0145KA-A(145-pin,TFLGA,7x7mm,0.5mm pitch)


Pin Count / Memory Size Lineup:

Program Flash


Block Diagram:

RX210 Block Diagram



  RX210 Group
32-bit RX CPU Core • Max. operating frequency: 50 MHz Capable of 78 DMIPS in operation at 50 MHz
• Accumulator handles 64-bit results (for a single instruction) from 32- x 32-bit operations
• Multiplication and division unit handles 32- x 32-bit operations (multiplication instructions take one CPU clock cycle)
• Fast interrupt
• CISC Harvard architecture with 5-stage pipeline
• Variable-length instructions, ultra-compact code
• On-chip debugging circuit
Low-power Design and Architecture • Operation from a single 1.62- to 5.5-V supply
• 1.62-V operation available (at up to 20 MHz)
• Deep software standby mode with RTC remaining usable
• Four low-power modes
On-chip Flash Memory for Code, No Wait States • 50-MHz operation, 20-ns read cycle
• No wait states for reading at full CPU speed
• 128- to 512-Kbyte capacities
• User code programmable via the SCI
• Programmable at 1.62 V
For instructions and operands
On-chip Data Flash Memory • Eight Kbytes
• Erasing and programming impose no load on the CPU.
On-chip SRAM, No Wait States 20- to 64-Kbyte size capacities
DMA • DMACA: Incorporates four channels
• DTC: Four transfer modes
ELC • Module operation can be initiated by event signals without going through interrupts.
• Modules can operate while the CPU is sleeping.
Reset and Supply Management • Nine types of reset, including the power-on reset (POR)
• Low voltage detection (LVD) with voltage settings
Clock Functions • Frequency of external clock: Up to 20 MHz
• Frequency of the oscillator for sub-clock generation: 32.768 kHz
• PLL circuit input: 4 to 12.5 MHz
• On-chip low- and high-speed oscillators, dedicated onchip low-speed oscillator for the IWDT
• Generation of a dedicated 32.768-kHz clock for the RTC
• Clock frequency accuracy measurement circuit (CAC)
Real-time Clock • Adjustment functions (30 seconds, leap year, and error)
• Time capture function
• Time capture on event-signal input through external pins
• RTC capable of initiating return from deep software standby mode
Independent Watchdog Timer 125-kHz on-chip low-speed oscillator produces a dedicated clock signal to drive IWDT operation.
Useful Functions for IEC60730 Compliance Self-diagnostic and disconnection-detection functions for the AD converter, clock-frequency accuracymeasurement circuit, independent watchdog timer, functions to assist in RAM testing, etc.
Up to Nine Communications Interfaces • Adjustment functions (30 seconds, leap year, and error)
• SCI with many useful functions (up to seven interfaces)
• Asynchronous mode, clock synchronous mode, smart card interface
• I2C bus interface: Transfer at up to 1 Mbps, capable of SMBus operation (1 interface)
• RSPI (1)
External Address Space • Four CS areas (4 x 16 Mbytes)
• 8- or 16-bit bus space is selectable per area
Up to 14 Extended-function Timers • 16-bit MTU2: input capture, output capture, complementary PWM output, phase counting mode (6 channels)
• 8-bit TMR (4 channels)
• 16-bit compare-match timers (4 channels)
12-bit A/D Converter • Capable of conversion within 1 µs
• Sample-and-hold circuits (for three channels)
• Three-channel synchronized sampling available
• Self-diagnostic function and analog input disconnection detection assistance function
10-bit D/A Converter  
Analog Comparator  
Programmable I/O Ports 5-V tolerant, open drain, input pull-up, switching of driving ability
MPC Multiple locations are selectable for I/O pins of peripheral functions
Temperature Sensor  
Operating Temp. Range -40 °C to +85°C

Below you will find information to support the development of your application.
You can find an explanation of orderable part numbers here.

Resources for Software and Hardware

Title Description
My Renesas Create a My Renesas account to use our tool download services, receive e-newsletter/update notifications, and take advantage of our other services.
e-learning Information for studying and learning about microcontrollers and microprocessors.
FAQ Frequently asked questions and useful hints for development.
Forum A forum and community site to share technical information, questions and opinions with others who use Renesas products.
Video Watch videos related to this product.


Software Design Support

Title Description
CS+ An integrated development environment that can be used for coding, assembling/compiling, and simulation. (Also included with Renesas Starter Kits.)
e2 studio Renesas eclipse embedded studio, known as e² studio, is a complete development and debug environment based on the popular Eclipse CDT project.
E1 A standard Renesas on-chip debugging emulator that enables users to carry out ample debugging for real development at low cost. (Also included with starter kits.)
Renesas Starter Kit All the development tools you need for MCU evaluation and getting started. Also recommended for training.


Hardware Design Support

Title Description

IBIS standard simulation data is required for high-speed board design and can be used to run simulations to examine and troubleshoot issues such as waveform reflection, ringing, and so on, before producing the actual board.

BSDL is a data input format supported by most IEEE 1149.1 (JTAG)-compliant tools. The automatic test pattern generation (ATPG) and automatic test equipment functions of these tools facilitate testing.

Resonator Information

Please search for your resonator on its manufacturer's site linked below. If you require optimal oscillation circuit constants for your particular system, please ask the manufacturer of the oscillator.


For Main clock resonator :

KYOCERA: Click here for RX210 oscillation evaluation result.

Murata Manufacturing: For IC Manufacturer, select Renesas Electronics, and enter R5F5210 into the IC Part Number search box.


For Sub clock resonator :

KYOCERA: Click here for RX210 oscillation evaluation result.

Usando os filtros abaixo você pode filtrar os programas exemplo e as notas de aplicação que são mostradas.

Confirm below disclaimers

Input Renesas account name and password


The information contained herein has been provided by a member of Renesas Partners. This information is provided on the Renesas website provided for convenience and informational purposes only. Renesas is not responsible for the contents of this page or any changes or updates to the information posted on this page. Certain links provided herein permit you to leave this site and enter non-Renesas sites. These linked sites are not under control of Renesas. Renesas is not responsible for the contents of any linked site or any changes or updates to such sites. These links are provided for convenience and informational purposes only. The inclusion of any link does not imply endorsement by Renesas of any linked site.

Renesas's Publication of information regarding third-party products or services does not constitute an endorsement regarding the suitability of such products or services or a warranty, representation or endorsement of such products or services either alone or in combination with any of Renesas's product or service.