

## GENERAL DESCRIPTION

The 843004-01 is a 4 output LVPECL synthesizer optimized to generate Ethernet reference clock frequencies and is a member of the family of high performance clock solutions from IDT. Using a 25MHz 18pF parallel resonant crystal, the following frequencies can be generated based on the settings of 2 frequency select pins (F\_SEL[1:0]): 156.25MHz, 125MHz, 62.5MHz. The 843004-01 uses IDT's 3<sup>rd</sup> generation low phase noise VCO technology and can achieve 1ps or lower typical rms phase jitter, easily meeting Ethernet jitter requirements. The 843004-01 is packaged in a small 24-pin TSSOP package.

## **FEATURES**

- Four 3.3V LVPECL outputs
- Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input
- Supports the following output frequencies: 156.25MHz, 125MHz and 62.5MHz
- VCO range: 560MHz 680MHz
- RMS phase jitter @ 156.25MHz, using a 25MHz crystal (1.875MHz - 20MHz): 0.57ps (typical)
- · RMS phase noise at 156.25MHz (typical)

#### Phase noise:


<u>Offset</u>	Noise Power
100Hz	95.5 dBc/Hz
1kHz	118 dBc/Hz
10kHz	126 dBc/Hz
100kHz	126.6 dBc/Hz

- Full 3.3V supply mode
- -30°C to 85°C ambient operating temperature
- · Available in lead-free RoHS compliant package


### FREQUENCY SELECT FUNCTION TABLE

	Output Frequency				
F_SEL1	F_SEL0	M Divider Value	N Divider Value	M/N Divider Value	(25MHz Ref.)
0	0	25	4	6.25	156.25
0	1	25	5	5	125
1	0	25	10	2.5	62.5
1	1	25	not used		not used

## **BLOCK DIAGRAM**



# PIN ASSIGNMENT



## 843004-01 24-Lead TSSOP

4.40mm x 7.8mm x 0.92mm package body **G Package** Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	<b>/pe</b>	Description
1, 2	nQ1, Q1	Output		Differential output pair. LVPECL interface levels.
3, 22	V <sub>cco</sub>	Power		Output supply pins.
4, 5	Q0, nQ0	Ouput		Differential output pair. LVPECL interface levels.
6	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
7	nPLL_SEL	Input	Pulldown	Selects between the PLL and TEST_CLK as input to the dividers. When LOW, selects PLL (PLL Enable). When HIGH, deselects the reference clock (PLL Bypass). LVCMOS/LVTTL interface levels.
8	nc	Unused		No connect.
9	V <sub>CCA</sub>	Power		Analog supply pin.
10, 12	F_SEL0, F_SEL1	Input	Pulldown	Frequency select pins. LVCMOS/LVTTL interface levels.
11, 18	V <sub>cc</sub>	Power		Core supply pin.
13, 14	XTAL_OUT, XTAL_IN	Input		Parallel resonant crystal interface. XTAL_OUT is the output, XTAL_IN is the input.
15, 19	V <sub>EE</sub>	Power		Negative supply pins.
16	TEST_CLK	Input	Pulldown	LVCMOS/LVTTL clock input.
17	nXTAL_SEL	Input	Pulldown	Selects between crystal or TEST_CLK inputs as the the PLL Reference source. Selects XTAL inputs when LOW. Selects TEST_CLK when HIGH. LVCMOS/LVTTL interface levels.
20, 21	nQ3, Q3	Output		Differential output pair. LVPECL interface levels.
23, 24	Q2, nQ2	Output		Differential output pair. LVPECL interface levels.

NOTE: refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R	Input Pulldown Resistor			51		kΩ



### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>cc</sub> 4.6V

Inputs,  $V_{_{\rm I}}$  -0.5V to  $V_{_{\rm CC}}$  + 0.5V

Outputs, I

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance,  $\theta_{_{\rm JA}}$  70°C/W (0 mps) Storage Temperature,  $T_{_{\rm STG}}$  -65°C to 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

**Table 3A. Power Supply DC Characteristics,**  $V_{cc} = V_{cca} = V_{cco} = 3.3V \pm 5\%$ , Ta = -30°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>CCA</sub>	Analog Supply Voltage		3.135	3.3	3.465	V
V <sub>cco</sub>	Output Supply Voltage		3.135	3.3	3.465	V
  EE	Power Supply Current				135	mA
CCA	Analog Supply Current	Included in I			15	mA

**Table 3B. LVCMOS / LVTTL DC Characteristics,**  $V_{cc} = V_{cca} = V_{cco} = 3.3V \pm 5\%$ , Ta = -30°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Vol	tage		2		V <sub>cc</sub> + 0.3	V
V	Input	nPLL_SEL, nXTAL_SEL, F_SEL0, F_SEL1, MR		-0.3		0.8	V
IL.	Low Voltage	TEST_CLK		-0.3		1.3	V
I <sub>IH</sub>	Input High Current	TEST_CLK, MR, nPLL_ SEL, nXTAL_SEL, F_SEL0, F_SEL1	V <sub>CC</sub> = V <sub>IN</sub> = 3.465V			150	μΑ
I <sub>IL</sub>	Input Low Current	TEST_CLK, MR, nPLL_ SEL, nXTAL_SEL, F_SEL0, F_SEL1	V <sub>cc</sub> = 3.465V, V <sub>IN</sub> = 0V	-5			μΑ

Table 3C. LVPECL DC Characteristics,  $V_{cc} = V_{cca} = V_{cco} = 3.3V \pm 5\%$ , Ta = -30°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cco</sub> - 1.4		V <sub>cco</sub> - 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>cco</sub> - 2.0		V <sub>cco</sub> - 1.7	V
V	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 to  $V_{cco}$  - 2V.



TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fu	ındamenta	al	
Frequency			25		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

NOTE: Characterized using an 18pF parallel resonant crystal.

Table 5. AC Characteristics,  $V_{cc} = V_{cca} = V_{cco} = 3.3V \pm 5\%$ , Ta = -30°C to 85°C


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
		F_SEL[1:0] = 00	140		170	MHz
f <sub>out</sub>	Output Frequency	F_SEL[1:0] = 01	112		136	MHz
		F_SEL[1:0] =10	56		68	MHz
tsk(o)	Output Skew; NOTE 1, 2				30	ps
		156.25MHz (1.875MHz - 20MHz)		0.57		ps
tjit(Ø)	RMS Phase Jitter; NOTE 3	125MHz (1.875MHz - 20MHz)		0.63		ps
		62.5MHz (1.875MHz - 20MHz)		0.81		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	300		600	ps
odc	Output Duty Cycle		49		51	%


NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at V  $_{\mbox{\tiny COO}}/2$ . NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Phase jitter is dependent on the input source used.












## TYPICAL PHASE NOISE AT 156.25MHz






# PARAMETER MEASUREMENT INFORMATION






## 3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT








## RMS PHASE JITTER

OUTPUT RISE/FALL TIME



## OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



# **APPLICATION INFORMATION**

### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 843004-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\rm cc}$ ,  $V_{\rm cca}$ , and  $V_{\rm cco}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $10\Omega$  resistor along with a  $10\mu F$  and a  $.01\mu F$  bypass capacitor should be connected to each  $V_{\rm cca}$ .




FIGURE 1. POWER SUPPLY FILTERING

## RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

### INPUTS:

#### **CRYSTAL INPUT:**

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a 1kW resistor can be tied from XTAL\_IN to ground.

### **TEST\_CLK INPUT:**

For applications not requiring the use of the test clock, it can be left floating. Though not required, but for additional protection, a  $1 k\Omega$  resistor can be tied from the TEST\_CLK to ground.

### LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

# OUTPUTS: LVPECL OUTPUT

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

## CRYSTAL INPUT INTERFACE

The 843004-01 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 2* below were

determined using a 25MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.




Figure 2. CRYSTAL INPUT INTERFACE



### LVCMOS TO XTAL INTERFACE

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure X*. The XTAL\_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega.$  This can also be accomplished by removing R1 and making R2  $50\Omega.$ 




FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

### TERMINATION FOR 3.3V LVPECL OUTPUT

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$  transmission




FIGURE 4A. LVPECL OUTPUT TERMINATION

lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 4B. LVPECL OUTPUT TERMINATION



## LAYOUT GUIDELINE

Figure 5 shows a schematic example of the 843004-01. An example of LVEPCL termination is shown in this schematic. Additional LVPECL termination approaches are shown in the LVPECL Termination Application Note. In this example, an 18pF parallel

resonant 25MHz crystal is used. The C1=27pF and C2=33pF are recommended for frequency accuracy. For different board layout, the C1 and C2 may be slightly adjusted for optimizing frequency accuracy.




FIGURE 5. 843004-01 SCHEMATIC EXAMPLE



## Power Considerations

This section provides information on power dissipation and junction temperature for the 843004-01. Equations and example calculations are also provided.

### 1. Power Dissipation.

The total power dissipation for the 843004-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{cc} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 135mA = **467.8mW**
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair
   If all outputs are loaded, the total power is 4 \* 30mW = 120mW

Total Power (3.465V, with all outputs switching) = 467.8mW + 120mW = 587.8mW

### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 65°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:  $85^{\circ}\text{C} + 0.588\text{W} * 65^{\circ}\text{C/W} = 123.2^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

### Table 6. Thermal Resistance $\theta_{JA}$ for 24-pin TSSOP, Forced Convection

θ <sub>JA</sub> by Velocity (Meters per Second)				
Multi-Layer PCB, JEDEC Standard Test Boards	<b>0</b> 70°C/W	<b>1</b> 65°C/W	<b>2.5</b> 62°C/W	



### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in *Figure 6*.




FIGURE 6. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{\infty}$ - 2V.

• For logic high, 
$$V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} - 0.9V$$

$$(V_{CCO\_MAX} - V_{OH\_MAX}) = 0.9V$$

• For logic low, 
$$V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} - 1.7V$$
 
$$(V_{CCO\_MAX} - V_{OL\_MAX}) = 1.7V$$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$\begin{split} &\text{Pd\_H} = [(V_{\text{OH\_MAX}} - (V_{\text{CC\_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OH\_MAX}}) = [(2V - (V_{\text{CC\_MAX}} - V_{\text{OH\_MAX}}))/R_{\text{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OH\_MAX}}) = \\ &[(2V - 0.9V)/50\Omega] * 0.9V = \textbf{19.8mW} \\ &\text{Pd\_L} = [(V_{\text{OL\_MAX}} - (V_{\text{CC\_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}) = [(2V - (V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}))/R_{\text{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}) = \\ &[(2V - 1.7V)/50\Omega] * 1.7V = \textbf{10.2mW} \end{split}$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW



# **RELIABILITY INFORMATION**

Table 7.  $\theta_{_{JA}} \text{vs. Air Flow Table for 24 Lead TSSOP}$ 

θ <sub>JA</sub> by Velocity (Meters per Second)				
	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	70°C/W	65°C/W	62°C/W	

## TRANSISTOR COUNT

The transistor count for 843004-01 is: 3183



## PACKAGE OUTLINE - G SUFFIX FOR 24 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STWBOL	Minimum	Maximum
N	2	4
A		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	7.70	7.90
E	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153



## Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
843004AG-01LF	ICS43004A01L	24 Lead "Lead-Free" TSSOP	tube	-30°C to 85°C
843004AG-01LFT	ICS43004A01L	24 Lead "Lead-Free" TSSOP	tape & reel	-30°C to 85°C



REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change		
В	T5	4	AC Characteristics Table - deleted Propagation Delay row.		
В	Т9	1 9 15	Features Section - added lead-free bullet.  Added - LVCMOS to XTAL Interface and Recommendations for Unused Input and Output Pins sections.  Ordering Information Table - added lead-free part number, marking and note.	6/30/06	
В	Т9	15	Ordering Information Table - removed leaded devices - PDN CQ-13-02 expired. Updated datasheet format.	12/9/14	
В	Т9	1 15	General Description - Removed Hiperclocks and changed ICS to IDT. Ordering Information - Removed ICS in the Part/Order number and removed LF note below the table. Updated data sheet header and footer.	1/18/16	



### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

## **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.