Tutorial for RH850 Multi-core (Build)

## Contents

Sect	ion 1	Overview	2
1.1	Configura	ation of a Multi-core Product	2
Sect	ion 2	Boot Loader Project	3
2.1	Creating	a New Boot Loader Project	3
2.2 2.2 2.2 2.2	Registeri .1 Start-ı .2 Excep .3 I/O he	ing the Source up routine for boot loader ption/Interrupt vector table eader file	5 5 9 11
2.3 2.3	Setting th .1 Link c	he Options	12 12
Sect	ion 3	Application Project	13
3.1	Creating	a New Application Project	13
3.2 3.2 3.2	Registeri 1 Start-i 2 I/O he	ing the Source up routine for application eader file	
3.3 3.3 3.3	Setting th .1 Comp .2 Link c	he Options bile option options	
3.4	Sharing t	the Variables	25
3.5	Sharing t	the Functions	28
Sect	ion 4	Rebuilding	30
4.1	Rebuildir	ng Multiple Projects	
Sect	ion 5	Uniting the Objects	33
5.1	What is t	the Object Uniting Function	33
5.2	Selecting	g "Constituent application projects"	34
5.3	Uniting th	he Objects	35



## Section 1 Overview

This tutorial explains the steps for using CubeSuite+ to newly create and build a multi-core project that targets the RH850/E1x-FCC1 (R7F701Z07) microcontroller.

This section describes the overview of a multi-core project. A multi-core project consists of a single project for the boot loader for a multi-core and projects for applications for a multi-core for the number of CPU cores mounted on the microcontroller.

## 1.1 Configuration of a Multi-core Product

When creating a multi-core project, create a project for the boot loader for a multi-core (hereafter referred to as boot loader project) and projects for applications for a multi-core (hereafter referred to as application projects). The boot loader project executes processes starting from a reset and until branching to each application project. An application project executes processes for each PE (processor element).

The Project Tree of CubeSuite+ has the following configuration. The boot loader project serves as the main project, and application projects for the number of PEs serve as subprojects. This kind of a project configuration allows not only one of the PEs to be debugged but both PEs to be debugged in synchronization.

Project Tree	д	×	
2 🕜 🙎 🗷			
🖃 📲 👖 📴 🔲			
R7F701Z07 (Microcontrolle	er)		Project for boot loader for multi-core
	n Tool for Multi-core	)	
		Í	
	[ool]	4	
🚋 🛐 File	Each PE is started		
🚊 – 💦 PE1 (Subproject)			
R7F701Z07 (Microcont	roller)	1	Project for application for multi-core
		×	
RH850 Simulator (Debu	Tool)		
🞰 🚮 File	Main CPU (PE1)		
🗄 💦 PE3 (Subproject)			
R7F701Z07 (Microcont	roller)		
RH850 Simulator (Debu	ua Tool)		
i 🗊 File	PCU (PE3)		



## Section 2 Boot Loader Project

This section describes the method for creating a boot loader project. The boot loader project executes processes starting from a reset and until branching to each application project.

## 2.1 Creating a New Boot Loader Project

Create a boot loader project following the steps listed below.

1. Create a new project.

Start CubeSuite+ and click the [Start] button. Then, click the the [GO] button of [Create New Project] on the Start panel.



**Remarks** A project can also be created from [Create New Multi-core Project] on the Start panel. In this case, if [Create an application project with a boot loader project] is selected in the Create Project dialog box, a boot loader project and a single application project are created. The application project name becomes "*Boot loader project name\_*App1". The project name can be changed.



#### 2. Set the project.

The Create Project dialog box opens. In this dialog box, specify "RH850" in [Microcontroller]. Also select the target microcontroller in [Using microcontroller]. Next, specify "Boot Loader for Multi-core (CC-RH)" in [Kind of project]. Finally, specify Project name and Place, and then click the Create button.

Create Project				
Microcontroller:	RH850			
Using microcontroller:				
(Search microcontroller)	Update			
RH850/E1xFCC1     R7F701207/BGA2     R7F701207/BGA2     R7F701205/BGA3     R850/E1xEVA     R850/E1L     R850/E1L     R850/E1L     R850/F1L     R850/F1L	52/DFP176pin       Product Name:R7F701207         Internal RDM size[KBytes]:       Code Flash: 4096         Data Flash: 64       Else: 64         Local RAM[PE1]: 55536       Local RAM[PC1]: 32768         Global RAM:262144       Emulation RAM:794624         Additional Information:Number of Cores: 2			
Kind of project:	Boot Loader for Multi-core(CC-RH)			
Project name:	boot			
Place:	D:\sample Browse			
	Make the project folder			
D:\sample\boot.mtpj				
Pass the file composition of	an existing project to the new project			
Project to be passed:	(Input project file to be diverted.)			
Copy composition files in the	e diverted project folder to a new project folder.			
Create Cancel Help				

#### 3. Start the boot loader project.

The boot loader project is started. The Boot Loader node is displayed in the Project Tree. boot.asm, vecttbl.asm, and iodefine.h are automatically registered in the File node.

🕼 boot - CubeSuite+ - [Property]	
Eile Edit View Project Build Debug Tool Window Help	
🗄 🚳 Start 🛄 🔜 🎒 🗄 🖄 🛍 🔊 (॰ 🕋 🏯 🚔	🔻 🗄 📴 DefaultBuild 🔹 🖌 🦓 🖧 🐂 🗐 🛞 🕞 🐂 🖓 🖙 🖓
Project Tree Property	✓ X
2 3 2 a	
E File	- Riboot (Project)
R7F701207 (Microcontroller)     Absolute path	
CC-RH (Build Tool)	R7F701Z07 (Microcontroller)
	ab.
e-u)) Fie boot.asm	🔤 🖓 Boot Loader (Configuration Tool for Multi-core
iodefine.h	🖳 🔨 CC-RH (Build Tool)
	👜 👘 🔟 File
	📟 boot.asm
File	890 verttbl.asm
	Teccondsin
Project	iodefine.h
Information(H0291001) : iodefine.h	
[EOF]	=
All Messages	
F1 F2 F3 F4 F5 F6	6 F7 F8 F9 F8 F11 F11 F12
	↓ DISCONNECT



## 2.2 Registering the Source

When a boot loader project for a multi-core is newly created in CubeSuite+, the following three files are automatically registered in the File node of the Project Tree.

- Start-up routine for boot loader (boot.asm)
- Exception/interrupt vector table (vecttbl.asm)
- I/O header file (iodefine.h)

The source files for a boot loader project for a multi-core consist of only boot.asm, cstartm.asm, and iodefine.h. boot.asm, cstartm.asm, and iodefine.h are described in the following subsections.

## 2.2.1 Start-up routine for boot loader

In the start-up routine (boot.asm) for the boot loader, the following processes starting from a reset and until branching to each application project are executed. The processes should be customized if required.

### (1) Common entry routine for PEs

The PEID (processor element number) is acquired to identify which PE is executed from among the multiple PEs. Execution branches to the entry routine of each PE according to the acquired PEID. When the PEID is 1, branching is performed to PE1's entry routine (\_\_start\_PE1). When the PEID is 2, branching is performed to PE2's entry routine (\_\_start\_PE2). When the PEID is 3, branching is performed to PE3's entry routine (\_\_start\_PE3).

; jump to entry point of each PE				
stsr	0, r10, 2	; get HTCFG0		
shr	16, r10	; get PEID		
cmp	1, r10			
bz	start_PE1			
cmp	2, r10			
bz	start_PE2			
cmp	3, r10			
bz	start_PE3			

## (2) Entry routine for PE1 (\_\_start\_PE1)

Execution branches to a routine (<u>hdwinit\_PE1</u>) to clear RAM and a routine (<u>init\_eiint</u>) to change the mode for EI-level interrupts to table reference mode, and after that, jumps to the application project for PE1.



#### Calling hdwinit PE1

The global RAM and local RAM (PE1) are initialized to zero for the ECC function. The symbols (GLOBAL\_RAM\_ADDR, GLOBAL\_RAM\_END, LOCAL\_RAM\_PE1\_ADDR, and LOCAL\_RAM\_PE1\_END) which are used in initialization are defined at the beginning of the file. These values should be changed to the addresses of the target microcontroller if needed.

; The following is the addresses in R7F701Z07.				
; Specify values suitable to	your syste	em if needed.		
GLOBAL_RAM_ADDR	.set	0xfeee0000		
GLOBAL_RAM_END	.set	0xfef1fff		
	aat	0xfodf0000		
LOCAL_RAIVI_PEI_ADDR	.sei			
LOCAL_RAM_PE1_END	.set	0xfedffff		

; ;	hdwinit_	PE1	
,	.section .align PE1:	".text", text 2	
	mov	lp, r14	; save return address
	; clear G mov mov jarl	lobal RAM GLOBAL_RAM_A GLOBAL_RAM_E _zeroclr4, lp	DDR, r6 ND, r7
	; clear Lo mov mov jarl	ocal RAM PE1 LOCAL_RAM_PE LOCAL_RAM_PE _zeroclr4, lp	1_ADDR, r6 1_END, r7
	mov jmp	r14, lp [lp]	

;	zerocir4	
;		
	.align	2
_zeroclr	4:	
	br	.L.zeroclr4.2
.L.zeroclr4.1:		
	st.w	r0, [r6]
	add	4, r6
.L.zeroc	lr4.2:	
	cmp	r6, r7
	bh	.L.zeroclr4.1
	jmp	[lþ]



## Calling init eiint

The mode for EI-level interrupts with interrupt priority levels of 0 to 2 is changed from direct branch mode to table reference mode. Since the change is to be made to table reference mode, the interrupt vector mode select bits of EI-level interrupt control registers EIC0, EIC1, and EIC2 are to be set. As the ICBASE symbol whose value is the EIC0 address is defined and the address is set using the offset from this ICBASE value, the address should be changed to an address for the target microcontroller if required. Note that when the mode for an EI-level interrupt with a different priority is changed to table reference mode, the interrupt vector mode select bit of each EI-level interrupt control register is to be set.

Set the start address of the EIINTTBL section in the INTBP register. The EIINTTBL section is defined in vecttbl.asm. However, since this is commented out by default, the macro

"USE\_TABLE\_REFERENCE\_METHOD" that is defined at the beginning of the file needs to be validated to enable this processing.

[When disabled]

; example of using eiint as table reference method ;USE\_TABLE\_REFERENCE\_METHOD .set 1

[When enabled] ";" is deleted.

; example of using eiint as table reference method USE\_TABLE\_REFERENCE\_METHOD .set 1

```
$ifdef USE TABLE REFERENCE METHOD
         init eiint
         ; interrupt control register address
         ICBASE .set
                           0xfffeea00
         .align
                  2
init eiint:
                  # sEIINTTBL, r10
         mov
         ldsr
                  r10, 4, 1
                                     : set INTBP
         ; Some interrupt channels use the table reference method.
                  ICBASE, r10
                                     ; get interrupt control register address
         mov
         set1
                  6, 0[r10]
                                     ; set INT0 as table reference
                  6, 2[r10]
                                     : set INT1 as table reference
         set1
         set1
                  6, 4[r10]
                                     ; set INT2 as table reference
         jmp
                  [lp]
$endif
```

#### Branching to entry routine of PE1's application project

Read the address of the entry routine (\_\_start\_pm) of the application project for PE1 from the application information table (\_pm1\_setting\_table of cstartm.asm) that is created in the application project for PE1. Then, branch to this entry routine.



## 

Since the RH850/E1x-FCC1 (R7F701Z07) is a microcontroller without PE2, processing is ended by branching to the \_\_exit routine. The \_\_exit routine is a routine that repeatedly branches to itself to keep an unused PE waiting.

start_PE2	-	
br	exit	; PE2 does not exist in R7F701Z07
exit:		
br	exit	

## 

Execution branches to a routine (<u>hdwinit\_PE3</u>) to clear RAM and a routine (<u>init\_eiint</u>) to change the mode for EI-level interrupts to table reference mode, and after that, jumps to the application project for PE3. However, since these processes are commented out, processing is ended by branching to the <u>\_\_exit</u> routine by default, assuming that PE3 is not used. When using PE3, cancel the comment out and make the comment out of "br \_\_exit".

start_	PE3:		
•	jarl	_hdwinit_PE3, lp ; initializ	e hardware
;\$ifdef U	JSE_TABI	_E_REFERENCE_METHOD	
•	jarl	_init_eiint, lp	; initialize exception
;\$endif			
;	mov	<pre>#_pm3_setting_table, r13</pre>	
•	ld.w	.OFFSET_ENTRY[r13], r10	);r10 <- #start
•	jmp	[r10]	; jump to #start
	br	exit	

#### Calling hdwinit PE3

The local RAM (PE3) is initialized to zero for the ECC function. The symbols (LOCAL\_RAM\_PE3\_ADDR and LOCAL\_RAM\_PE3\_END) which are used in initialization are defined at the beginning of the file. These values should be changed to the addresses of the target microcontroller if needed.

LOCAL_RAM_PE3_ADDR	.set	0xfedf8000
LOCAL_RAM_PE3_END	.set	0xfedffff

#### Calling init eiint

Like for PE1, call \_init\_eiint. The macro "USE\_TABLE\_REFERENCE\_METHOD" that is defined at the beginning of the file needs to be validated to enable this processing.

#### Branching to entry routine of PE3's application project

Like for PE1, read the address of the entry routine (\_\_start\_pm) of the application project for PE3 from the application information table (\_pm3\_setting\_table of cstartm.asm) that is created in the application project for PE3. Then, branch to this entry routine.

Note however that cstartm.asm is created for PE1 and so the application information table name needs to be changed from \_pm1\_setting\_table to \_pm3\_setting\_table to suit PE3.



## 2.2.2 Exception/Interrupt vector table

The reset process or exception/interrupt process is executed in vector mode. The handler address can be specified in two modes: direct vector mode and table reference mode. For details on setting the mode to select the exception handler address for each interrupt channel used, refer to the specifications for the interrupt controller built in each product.

The exception/interrupt vector table (vecttbl.asm) that is automatically registered in the File node of the Project Tree when creating a new project in CubeSuite+ is described below. The table should be customized if required.

## (1) RESET

The address of RESET is obtained by adding the exception source offset (exception source offset of RESET is 0) to the base address indicated by the RBASE register. The RESET handler address of the RH850/E1x-FCC1 (R7F701Z07) is address 0x00000000 when started from the user area and is address 0x01000000 when started from the user boot area.

.section	"RESET", text
.align	512
jr32	start ; RESET

"jr32 \_\_start" is embedded at the start of the RESET section due to the above definition. When creating a new project in CubeSuite+, the linker option "-start" specifies the RESET section to be allocated at address 0x01000000.

### (2) Exception/Interrupt of direct vector mode

In the direct vector mode, execution branches to a fixed handler address in accordance with the interrupt priority. For the reference location of a handler address, a value obtained by adding the offset of the exception source to the base address indicated by the RBASE register or EBASE register is used. The PSW.EBV bit is used to select which base address is to be used.

When creating a new project in CubeSuite+, an interrupt/exception handler is allocated immediately after the RESET section on assumption that the RBASE register value is used as the base address.

.sectior	"RESET", text
.align	512
jr32	start ; RESET
	Allocated immediately after RESET
.align	16
jr32	_Dummy ; SYSERR
.align	16
jr32	_Dummy ; HVTRAP

By default, an instruction specifying to branch to the dummy function "\_Dummy" is located at the offset location corresponding to SYSERR, HVTRAP, FETRAP, etc. "\_Dummy" is a routine that repeatedly branches to itself, and it is defined in vecttbl.asm. The routine should be customized if required.

Change the name of "\_\_Dummy" at the offset location corresponding to the exception/interrupt that is to be customized to "\_Interrupt function name". Also, define the interrupt function. If the interrupt function is to be defined in the C source file, use the "#pragma interrupt" directive to define it. For details on coding, refer to the manual on coding.



[Sample code] If interrupt function "func1" is executed when exception "SYSERR" occurs

.Se	ection "F	RESET", text
.a	lign 🤅	512
jr3	32	start ; RESET
.a jr3	lign 32	"Dummy" is changed to " <b>_Interrupt</b> function name". _func1 ; SYSERR
.al jr3	lign 32	16 _Dummy ; HVTRAP
.al jr3	lign 32	16 _Dummy ; FETRAP
#pragma inf void func1(u	terrupt <b>f</b> unsigne	unc1(priority=SYSERR, callt=true, fpu=true) d long feic)

1

V {

### (3) Exception/Interrupt of table reference mode

In the RH850, an interrupt in table reference mode can be specified as an extended specification of interrupts. In a direct reference mode, the handler address of an El-level interrupt is one for each interrupt priority, and multiple interrupt channels with the same priority branch to the same interrupt handler address. However, there are cases where it is preferable for each interrupt handler to use a different code area, due to the application. The table reference mode is defined in the RH850 to handle interrupts which may be used in such kind of manner.

When creating a new project in CubeSuite+, if the exception/interrupt table is in the EIINTTBL section, the allocated address of the dummy function " Dummy EI" is embedded in an area which is a multiple of 4 from the start of the EIINTTBL section. According to this, upon occurrence of an exception/interrupt of table reference mode with an interrupt priority of n (n = 0 to 512), execution branches to " Dummy EI". " Dummy EI" is a routine that repeatedly branches to itself, and it is defined in vecttbl.asm. The routine should be customized if required.

.section	"EIINTTBL", const
.align	512
.dw	#_Dummy_EI ; INT0
.dw	#_Dummy_EI ; INT1
.dw	#_Dummy_EI ; INT2
.rept	512 - 3
.dw	#_Dummy_EI ; INTn
.endm	

When creating a new project in CubeSuite+, the EIINTTBL section is specified to be allocated at address 0x00 by the linker option "-start". So if necessary, specify the allocated address.

Change the name of "# Dummy" at the offset location corresponding to the exception/interrupt that is to be customized to "# Interrupt function name". Also, define the interrupt function. If the interrupt function is to be defined in the C source file, use the "#pragma interrupt" directive to define it. For details on coding, refer to the manual on coding.





[Sample code] If interrupt function "func2" is executed when EIINT interrupt channel 9 "EIINT9" occurs



### 2.2.3 I/O header file

When creating a new boot loader project, generate the I/O header file (iodefine.h) for the relevant microcontroller specified in the project and automatically register it in the project. In the I/O header file, register names of the microcontroller and their addresses are defined. If this file is not used in the boot loader project, remove it from the project.

The I/O header file can also be generated by right-clicking the [CC-RH (Build Tool)] node of the CubeSuite+ Project Tree and then selecting [Generate I/O Header File].





## 2.3 Setting the Options

The options used in particular to create the boot loader project are described here.

### 2.3.1 Link options

Specify the start address of the section by selecting [Link Options] tab -> [Section] category -> [Section start address]. The following specification is made by default. This string is passed to the linker as a parameter of the link option "-start".

L	$\triangleright$	List	
L	⊿	Section	
L		Section start address	EIINTTBL, text/0,RESET/01000000
L	$\triangleright$	Section that outputs external defined symbols to the file	Section that outputs external defined symbols to the file[0]
L	$\triangleright$	Section alignment	Section alignment[0]
L	$\triangleright$	ROM to RAM mapped section	ROM to RAM mapped section[0]
L	$\triangleright$	Verify	
L	$\triangleright$	Message	
	$\triangleright$	Others	
	<b>Se</b> Spe Thi	ection start address ecify the section start address. is option corresponds to the -STARt option of the rlink command.	
Ι		Common Options 📈 Compile Options 🦯 Assemble Options 🔪 Link (	Dptions Hex Output Options I/O Header File Generation Options

Clicking the [...] button at the right edge of the [Section start address] property opens the Section Settings dialog box as shown below. The start address of the section can also be specified from this dialog box.

Section Setting	gs			<b>—</b> ×
Address	Section			<u>A</u> dd
0x00000000	EIINTTBL			Modifu
	.text			
0x01000000	RESET			New <u>O</u> verlay
				<u>R</u> emove
				Up Down
				Import
				Export
		ок	Cancel	<u>H</u> elp

Based on this section setting, the "EIINTTBL=>.text" section is allocated from address 0x00000000 in the address ascending order and the RESET section is allocated from address 0x01000000. Customize the section settings in this dialog box so that the sections are allocated to the desired addresses.



# Section 3 Application Project

This section describes the method for creating application projects for a multi-core product. An application project executes processes for each PE.

Two application projects are created with PE1 as the project name for the main CPU and PE3 as the project name for PCU. All steps, from creation of a new project, option setting, and up to the build method are described in this section.

## 3.1 Creating a New Application Project

An explanation of the procedure for creating an application project as a subproject with the boot loader project already created is given here. Since the RH850/E1x-FCC1 is a dual-core product, two application projects are to be made.

1. Add a subproject.

Add subprojects to the boot loader project which is the main project. Right-click the [Project] node of the Project Tree -> [Add] -> [Add New Subproject] to add a subproject. When adding a subproject that has already been created, add it from [Add Subproject].



2. Set the subproject.

The Create Subproject dialog box opens.

In [Using microcontroller], specify the same microcontroller as that for the boot loader project. Next, specify "Application for Multi-core (CC-RH)" in [Kind of project]. Finally, specify Project name and Place, and then click the Create button.

Here, the project name is set as PE1 assuming that it is a project for the main CPU.



Create Subproject			<b>×</b>	
Microcontroller:	RH850			
Using microcontroller:				
(Search microcontroller)		Update		
BH850/E1*ECC1     B77701207(86A2     B77701205(86A3     B77701205(86A3     B850/E1*EVA     B850/E1L     B850/E1L     B850/E1L     B850/E1L	52/0FP176pin] 04/BGA252pin)	Product Name:R7F701207 Internal R0M size(K8ytes) Code Flash: 4096 Data Flash:64 Internal RAM size(Bytes) Local RAM(PC1):6536 Local RAM(PC1):23768 Global RAM:262144 Emulation RAM:794624 Additional Information:Number of Co	E pres: 2 +	
Kind of project:	Application for Mu	ulti-core(CC-RH)		
Project name:	PE1			
Place:	D:\sample\PE1		Browse	
	🔲 Make the proje	ct folder		
D:\sample\PE1\PE1.mtsp				
Pass the file composition of an existing project to the new project				
Project to be passed:       (Input project file to be diverted.)       Image: Browse         Copy composition files in the diverted project folder to a new project folder.				
2		Creation Cancel	Help	

- \* When a project was created from [Create New Multi-core Project] on the Start panel, in addition to the boot loader project, one application project for a multi-core will be created as a subproject.
- 3. Register the application project.

An application project is registered as a subproject of the boot loader project. cstartm.asm, main.c, and iodefine.h are automatically registered in the File node of the Project Tree for a subproject.



Following a similar procedure, add one more subproject as the project of PCU. That project name is set as PE3.



## 3.2 Registering the Source

When an application project for a multi-core is newly created in CubeSuite+, the following three files are automatically registered in the File node of the Project Tree.

- Start-up routine for application (cstartm.asm)
- Empty main function (main.c)
- I/O header file (iodefine.h)

Register the necessary source files in the File node of the Project Tree. Registration can be done by dragging and dropping the file into the File node or right-clicking the File node and selecting [Add]. The start-up routine (cstartm.asm) for an application and the I/O header file are described in the following subsections.

## 3.2.1 Start-up routine for application

In the start-up routine (cstartm.asm) for an application, the start-up process is performed for each PE. The process should be customized if required.

#### (1) Define the application information table

The application information table (\_pm1\_setting\_table) for PE1 is defined. The entry routine (\_\_start\_pm) of PE1's application project which is branched from within \_\_start\_PE1 of the start-up routine (boot.asm) for the boot loader is set using this application information table.

;	
; processing module setting table	
; .section ".const.cmn", const .public _pm1_setting_table .align 4 _pm1_setting_table: .dw <b>#start_pm</b> ; ENTRY ADDRESS	

[Reference] start PE1 of boot.asm

start_PE1:	
mov	#_pm1_setting_table, r13
ld.w	.OFFSET_ENTRY[r13], r10;r10 <- #start
jmp	[r10] ; jump to #start_pm

Since the application information table is located in the .const.cmn section, the address of \_pm1\_setting\_table can be passed to the boot loader project by specifying ".const.cmn" as a parameter of the -fsymbol option. In the boot loader project, the address (#\_\_start\_pm) of the entry routine of PE1's application project, which is located in \_pm1\_setting\_table is loaded and execution branches to this address.

For an application project for PE3, change the application information table name from \_pm1\_setting\_table to \_pm3\_setting\_table.

.section ".const.cmn", const .public \_pm3\_setting\_table .align 4 \_pm3\_setting\_table: .dw #\_\_start\_pm ; ENTRY ADDRESS



### (2) Allocating the stack area

0x200 bytes should be allocated as the stack area used by the compiler-generated code for each PE. The stack areas are allocated in the .stack.bss section.

;system s	tack
, STACKSIZE .section .align .ds .align _stacktop:	.set 0x200 ".stack.bss", bss 4 (STACKSIZE) 4

#### (3) Defining the RAM section initialization table

The table to be specified as a parameter of "\_INITSCT\_RH" (function that copies the initial values of the RAM section and clears the contents to zero) is defined. The address value (#\_\_s section name) of the starting label in the section and the address value (#\_\_e section name) of the ending label are used in the table. As a default table, the section for variables with initial values is the .data section and the section for variables with unitial values is the .data section and the section for variables without initial values is the .bss section, and "-rom=.data=.data.R" has been specified.

; ; ;	section i	nitialize table		
,	.section .align .dw	".INIT_DSEC.con: 4 #s.data,	st", const #e.data,	#s.data.R
	.section .align .dw	".INIT_BSEC.cons 4 #s.bss,	st", const #e.bss	

When a RAM section is newly added, the added section should be defined in the table. Sections added to the table are also subject to copying and zero-clearing by the "\_INITSCT\_RH" function.

[Sample code] When the .sdata section and .sbss section are added (-rom=.sdata=.sdata.R is specified)

;	section initialize table					
,	.section .align .dw <b>.dw</b>	".INIT_DSEC.cons 4 #s.data, # <b>s.sdata</b> ,	st", const #e.data, # <mark>e.sdata,</mark>	#s.data.R # <mark>s.sdata.R</mark>		
	.section .align .dw <b>.dw</b>	".INIT_BSEC.cons 4 #s.bss, <b>#s.sbss,</b>	st", const #e.bss <b>#e.sbss</b>			



## (4) Entry routine for application project (<u>\_\_start\_pm</u>)

This is an entry routine for the application project that branches from within \_\_start\_PE1 of the start-up routine (boot.asm) for the boot loader. The following process until branching to the main function is performed. The process should be customized if required.

#### Setting registers

Set values to the SP, GP, and EP registers.

;;	startup				
;	.section .public .align pm:	".text", text start_pm 2			
	mov mov mov	#_stacktop, sp #gp_data, gp #ep_data, ep	, , , ,	set sp register set gp register set ep register	

#### Calling hdwinit

As necessary, define the hdwinit function and perform the initialization processing for the peripheral devices. If this definition does not exist, the empty hdwinit function in the standard library (libc.lib) is linked and called.

#### Calling INITSCT RH

The section specified by the RAM section initialization table is copied and cleared to zero.

mov	/ #s.INIT_DSEC.const, r6	
mov	/ #e.INIT_DSEC.const, r7	
mov	/ #s.INIT_BSEC.const, r8	
mov	/ #e.INIT_BSEC.const, r9	
jarl32	2INITSCT_RH, lp ; initialize RAM area	

#### Setting FPU

Set PSW.CU0 so the FPU usage is enabled. Also, initialize the FPU function registers (FPSR and FPEPC). Delete this process when it is used as the start-up routine of a CPU that does not incorporate FPU as a processor.

; set various flags to PSW via FEPSW			
stsr	5, r10, 0	; r10 <- PSW	
movhi or Idsr	0x0001, r0, r11 r11, r10 r10, 5, 0	; enable FPU	
movhi Idsr Idsr	0x0002, r0, r11 r11, 6, 0 r0, 7, 0	; initialize FPSR ; initialize FPEPC	
	; set vari stsr movhi or Idsr Idsr Idsr	; set various flags to PSW v stsr 5, r10, 0 movhi 0x0001, r0, r11 or r11, r10 ldsr r10, 5, 0 movhi 0x0002, r0, r11 ldsr r11, 6, 0 ldsr r0, 7, 0	



#### Transiting to main function

The following two processes are commented out. Both of them are processes to set the FEPSW register value, and the value will be reflected in PSW upon execution of the feret instruction. Delete the comments to enable these processes if needed.

- Clear the PSW.ID bit and enable interrupts. \* Because the PSW.ID value after a reset is 1.
- Set the PSW.UM bit to shift from SV (supervisor mode) to UM (user mode).

Set the address (#\_exit) of \_exit (routine that repeatedly branches to itself) to lp and the start address (#\_main) of the main function for PE1 to the FEPC register. Later, when the feret instruction is executed, the FEPSW register value is reflected in PSW and the FEPC register value is reflected in PC, and execution shifts to the main function.

	;xori	0x0020, r10, r10	; enable interrupt
	;movhi ;or	0x4000, r0, r11 r11, r10	; supervisor mode -> user mode
	ldsr	r10, 3, 0	; FEPSW <- r10
	mov mov	#_exit, lp #_main_r10	; lp <- #_exit
	ldsr	r10, 2, 0	; FEPC <- #_main
	; apply F ferret	PSW and PC to star	rt user mode
_exit:	br	exit	: end of program
		—	· 10

### 3.2.2 I/O header file

When creating a new application project, generate the I/O header file (iodefine.h) for the relevant microcontroller specified in the project and automatically register it in the project. In the I/O header file, register names of the microcontroller and their addresses are defined.

When I/O registers are to be accessed in the program, include the I/O header file. Note that an #include specification does not have to be made in the source file when this file is specified as a parameter of the -Xpreinclude option. The -Xpreinclude option can be specified by [Compile Options] tab -> [Preprocess] category -> [Include files at head of compiling units]. In this property, specify the I/O header file for the relevant microcontroller.

⊿	Preprocess				
$\triangleright$	Additional include paths	Additional include paths[0]			
$\triangleright$	System include paths	System include paths[0]			
$\triangleright$	Include files at head of compiling units	Include files at head of compiling units[0]			
$\triangleright$	Macro definition	Macro definition[0]			
$\triangleright$	Macro undefinition Macro undefinition[0]				
ь	CI				
Inc	clude files at head of compiling units				
Specifies include files at head of compiling units.					
This option corresponds to the Apreinclude option of the corh command.					
1 h	The following placeholders are supported mainly.				
%Daliumouerrane%. Heplaces with the project name. %ProjectName%: Benlaces with the project name.					
%MicomToolPath%: Replaces with the absolute path of the product install folder.					
C	Common Options Compile Opti Assemble Options Link Options Hex Output Opt I/O Header File				



## 3.3 Setting the Options

The options used in particular to create application projects are described here.

#### 3.3.1 Compile option

#### -Xcpu option

This option specifies the CPU core. An object for the specified core is generated. Specify either [Object for G3M] or [Object for G3K] at [Common Options] tab -> [Output File Type and Path] category -> [Specify CPU core]. [Object for G3K] is specified by default.

Property	-
🔨 CC-RH Property	<b>▲ ∧</b> –(
A Build Mode	
Build mode	DefaultBuild
Output File Type and Path	
Output file type	Execute Module(Load Module File)
Output common object file for various devices	Yes(RH850 architecture common)(-Xcommon=rh850)
Specify CPU core	Object for G3M(-Xcpu=g3m)
Output cross reference information	Object for G3M(-Xcpu=g3m)
Intermediate file output folder	Object for G3K(-Xcpu=g3k)
Frequently Used Options(for Compile)	
Level of optimization	Default Optimization(None)
Additional include paths	Additional include paths[0]
System include paths	System include paths[0]
Macro definition	Macro definition[0]
Specify CPU core Specify the CPU core. This option corresponds to the -Xcpu option of the corh co	ommand.
Common Opt Compile Options Assemble Opti	ons / Link Options / Hex Output Opt / I/O Header File /

Select [Object for G3M] for a main CPU project and select [Object for G3K] for a PCU project. [Object for G3K] should be selected when compiling a file that includes functions that are executed from both the main CPU and PCU.



### 3.3.2 Link options

#### -rom option

The section containing variables with initial values needs to be located in ROM at a reset and in RAM at program execution. This process is called ROMization. The -rom option specifies the section which is mapped from ROM to RAM by ROMization. Click the [...] button at the right edge in [Link Options] tab -> [Section] category -> [ROM to RAM mapped section], and specify the section whose mapping is to be changed from ROM to RAM. Specify one section in one line in the format of *<ROM section name*>=*<RAM section name*>.

	Property	- x				
1	CC-RH Property	<b>≥ &gt;</b> -+				
	Fill with padding data at the end of a section	No				
	Work around overrun fetch	No				
⊳	List					
⊿	Section					
	Section start address	.const.cmn,.const,.INIT_DSEC.const,.INIT_BSEC.const,.text,.data				
⊳	(For multi-core) Section that outputs external defined s	(For multi-core) Section that outputs external defined symbols to the				
⊳	Section that outputs external defined symbols to the file	Section that outputs external defined symbols to the file[0]				
	Overwrite setting of symbol address file of boot loader	Yes				
⊳	Section alignment	Section alignment[0]				
⊳	ROM to RAM mapped section	ROM to RAM mapped section[1]				
⊳	Verify					
⊳	Message					
⊳	Others	<b>v</b>				
R	OM to RAM mapped section					
Sp	Specify ROM to RAM mapped section in the format of " <rom name="" section="">=<ram name="" section="">", one per line.</ram></rom>					
T٢	This option corresponds to the -ROm option of the rlink command.					
0	common Options 🖌 Compile Options 🖌 Assemble Optio	ns 🔪 Link Options 🖉 Hex Output Opt 🖉 I/O Header File / ਵ				

<*ROM section name>* is the section to which ROMization is to be performed. The -start option is used to specify the section set in *ROM section name>* to be allocated to ROM and the section set in *RAM section name>* to be allocated to RAM.

The following is specified by default.

When a section other than the .data section is added and it requires ROMization, this option must be additionally specified.

[Example] When .sdata23 is added and it is subject to ROMization (-rom=.sdata23=.sdata23.R is specified)

Text Edit	×
<u>I</u> ext	
data= data B .sdata23=.sdata23.R	*
	-
•	Þ
OK Cancel <u>H</u> e	lp



The initialization table of an added section also has to be added to the section initialization table (.INIT\_DSEC.const) of the start-up routine (cstartm.asm). Prefixing the section name with "\_\_s" makes it become a reserved symbol whose value is the start address of that section. Similarly, prefixing the section name with "\_\_e" makes it become a reserved symbol whose value is the end address of that section. Usage of these reserved symbols is recommended for addition to the initialization table.

[Example] When .sdata23 is added (-rom=.sdata23=.sdata23.R is specified)



In a similar manner, when adding a section to which variables without initial values are located, it has to be added to the section initialization table (.INIT\_BSEC.const).

[Example] When .sbss23 is newly added

.section	".INIT_BSEC.const", co	nst	
.align	4		
.dw	#s.bss,	#e.bss	
.dw	#s.sbss23,	#e.sbss23	
	7	_ ₹	
Start address	of RAM section	End address of RAM section	

#### -start option

This option specifies the start address of the section. Make the specification from [Link Options] tab -> [Section] category -> [Section start address].

	Property	✓ X		
$\checkmark$	CC-RH Property	<b>₽</b> −+		
	Fill with padding data at the end of a section	No		
	Work around overrun fetch	No		
⊳	List			
4	Section			
	Section start address	.const.cmn,.const,.INIT_DSEC.const,.INIT_BSEC.const,.text,		
⊳	(For multi-core) Section that outputs external defined s	: (For multi-core) Section that outputs external defined symbols to the		
⊳	Section that outputs external defined symbols to the file	Section that outputs external defined symbols to the file[0]		
	Overwrite setting of symbol address file of boot loader	Yes		
⊳	Section alignment	Section alignment[0]		
⊳	ROM to RAM mapped section	ROM to RAM mapped section[1]		
⊳				
⊳	Message			
⊳	Others	<b>T</b>		
Se Spe Thi	<b>ction start address</b> ecify the section start address. s option corresponds to the -STARt option of the rlink c	ommand.		
Common Options 🖌 Compile Options 🙏 Assemble Options 🔪 Link Options 🔏 Hex Output Opt 🔏 I/O Header File / 🖛				



Clicking the [...] button at the right edge, opens the Section Settings dialog box. The following specification is made by default.

Section Setting	IS		<b>—</b> ×-
Address	Section		<u>A</u> dd
0x00001000	.const.cmn		kd a dife
	.const		
	.INIT_DSE		New <u>O</u> verlay
	.INIT_BSE		Bemove
	.text		
	.data		Up Down
0xFEDF8000	.data.R		
	.bss		
	.stack.bss		
		, ,	Import
			Export
		OK Cancel	

The above specification allocates the .const.cmn -> .const -> INIT\_DSEC.const -> INIT\_BSEC.const -> .text -> .data sections from address 0x1000 in the address ascending order and allocates the .data.R -> .bss -> .stack.bss sections from address 0xFEDF8000 in the address ascending order. Address 0xFEDF8000 is assumed to be the start address of the local RAM self area of PCU. Customize the specification in this dialog box to obtain the desired address allocation. For a project for the main CPU, for example, the local RAM self area starts from address 0xFEDF0000. Therefore, changing the specified address to address 0xFEDF0000 allows the RAM area to be used efficiently.

When a section other than the sections specified by default is added, this option must be additionally specified.

[Example] .sdata23 and .sbss23 are newly added (-rom=.sdata23=.sdata23.R is specified), and these variables are specified to be located at address 0xFEEE0000 which is in the global RAM area.

Section Settings			×
Address	Section		<u>A</u> dd
0x00001000	.const.cmn		Maditu
	.const -		
	.INIT_DSEC.const		New <u>O</u> verlay
	.INIT_BSEC.const		Bemove
	.text		
	.data		<u>Up</u> <u>D</u> own
	.sdata23		
0xFEDF8000	.data.R		
	.bss		
	.stack.bss		
0xFEEE0000	.sdata23.R		
	.sbss23		Import
			Export
	ОК	Cancel	<u>H</u> elp
			adata22 which

.sdata23 which is specified as the *<ROM section name>* parameter of the -rom option is specified to be located in the ROM area while .sdata23.R which is specified as the *<RAM section name>* parameter is specified to be located in the RAM area.



#### -fsymbol option

This option makes externally defined symbols be output to the symbol address file (\*.fsy). Externally defined symbols in the section which are specified as parameters of this option are output to the \*.fsy file in the assembler directive format. Specify it from [Link Options] tab -> [Section] category -> [(For multi-core) Section that outputs external defined symbols to the file].

		Property	· · · · · · · · · · · · · · · · · · ·	×	
-	X,	CC-RH Property	<b>a a</b> -	+	
		Fill with padding data at the end of a section	No	*	
		Work around overrun fetch	No		
	$\triangleright$	List			
	⊿	Section			
		Section start address	.const.cmn,.const,.INIT_DSEC.const,.INIT_BSEC.const,.text,.d		
	⊳	(For multi-core) Section that outputs external defined symbols to the file	(For multi-core) Section that outputs external defined symbols to the file[1]	j –	
	⊳	Section that outputs external defined symbols to the file	Section that outputs external defined symbols to the file[0]		
		Overwrite setting of symbol address file of boot loader for stand-alone co	Yes		
	$\triangleright$	Section alignment	Section alignment[0]		
	$\triangleright$	ROM to RAM mapped section	ROM to RAM mapped section[1]	Ξ	
	$\triangleright$	Verify			
	$\triangleright$	Message		-	
L	$\triangleright$	Others		Ŧ	
	(For multi-core) Section that outputs external defined symbols to the file Specifies the sections that outputs external defined symbols for multi-core to the file in the format of " <section name="">", one per line. Use this property to specify the section of a table passed from an application project for multi-core to a boot loader project for multi-core, or use [Section that outputs external defined symbols to the file] property to specify the ordinary section that is output to the symbol address file. This option corresponds to the -FSymbol option of the rlink command.</section>				
$\backslash$	(	Common Options / Compile Options / Assemble Options / Link	Options / Hex Output Options / I/O Header File Generation Opt /	₹	

In [(For multi-core) Section that outputs external defined symbols to the file], specify a section name that includes external symbols shared between application projects or between the boot loader project and application projects.

The .const.cmn section is specified by default. This means that the address of externally defined symbol \_pm1\_setting\_table is output to the .fsy file. The .fsy file is an assembly source file in which the externally defined symbol is written by an assembler directive. By inputting the .fsy file to a project which wants to share this externally defined symbol and building them together, the externally defined symbol can be shared between projects.

[cstartm.asm by default]

[Output example of \*.fsy file]





\_pm1\_setting\_table can also be referenced from the boot loader project by inputting this \*.fsy file to the boot loader project. The following code in boot.asm of the boot loader project triggers a branch to the value (address of \_\_start) in address 0x1000.

.OFFSET\_ENTRY .set 0 ... mov #**\_pm1\_setting\_table**, r13 ld.w .OFFSET\_ENTRY[r13], r10 ; r10 <- #\_\_start jmp [r10] ; jump to #\_\_start

If there is an external symbol shared between projects other than the external symbols in the .const.cmn section, add the section name that contains the external symbol.



## 3.4 Sharing the Variables

Variables can be shared between projects by using the symbol address file (\*.fsy). In other words, variables can be shared between cores.

In this section, variable val1 with an initial value and variable val2 without an initial value are defined in project PE1 and the method for referencing the variables from project PE3 is described.

(1) Changing the section names

By default, variables with initial values are located in the .data section and variables without initial values are located in the .bss section. In the C source file registered in project PE1 as a source file, change the section name of the variables that are to be shared with project PE3.

[Sample code of C source file]

#pragma section r0\_disp32 "com"
int val1 = 1; <- com.data section
int val2; <- com.bss section
#pragma section default</pre>

When the -Xmulti\_level=0 (default) option is specified, val1 is located in the com.data section and val2 is located in the com.bss section.

(2) ROMization

Using the -rom option, specify the section to which variables with initial values are to be located as a target to perform ROMization.

In CubeSuite+, click the [...] button at the right edge of [Link Options] tab -> [Section] category -> [ROM to RAM mapped section], and make the specification in the [Text Edit] dialog box.

[When com.data.R is specified as the RAM section name of com.data]

com.data=com.dat	a.R	
Text Edit		×
<u>I</u> ext: _data=.data.R	_	
com.data=com.data.R		
*		
	OK Cancel	Help



#### (3) Allocating the sections

Using the -start option, specify the com.data section to be allocated to the ROM area and the com.data.R section to the RAM area. Similarly, specify the com.bss section to be allocated to the RAM area. In CubeSuite+, click the [...] button at the right edge of [Link Options] tab -> [Section] category -> [Section start address], and make the specifications in the [Section Settings] dialog box.

[Example] When allocating the com.data section to address 0x2000 and the com.data.R and com.bss sections to address 0xFEEE0000 which is in the global RAM area

Section Settings			×
Address	Section		<u>A</u> dd
0x00001000	.const.cmn		Modifu
	.const		
	.INIT_DSEC.const		New <u>O</u> verlay
	.INIT_BSEC.const		Bemove
	.text		
	.data		<u>Up</u> <u>D</u> own
0x00002000	com.data		
0xFEDF8000	.data.R		
	.bss		
	.stack.bss		
0xFEEE0000	com.data.R		Import
	com.bss		Export
	ОК	Cancel	<u>H</u> elp

(4) Adding to the section initialization table

Add the address value (#\_\_s section name) of the starting label and the address value (#\_\_e section name) of the ending label in the added section to the section initialization table defined in cstartm.asm.

.section .align .dw <b>.dw</b>	".INIT_DSEC.con 4 #s.data, #scom.data,	st", const #e.data, # <mark>ecom.data,</mark>	#s.data.R # <mark>scom.data.R</mark>
.section .align .dw <b>.dw</b>	".INIT_BSEC.con 4 #s.bss, <b>#scom.bss,</b>	st", const #e.bss <b>#ecom.bss</b>	



#### (5) Outputting the \*.fsy file

Output the variable name and its located address to the \*.fsy file using the -fsymbol option. In CubeSuite+, click the [...] button at the right edge of [Link Options] tab -> [Section] category -> [(For multi-core) Section that outputs external defined symbols to the file], and specify the com.data and com.bss sections in the [Text Edit] dialog box.

Text Edit	×
Iext: .const.cmn com.data com.bss	*
<	<b>v</b>
OK Cancel <u>H</u> e	lp

When rebuilding is executed, the \*.fsy file as shown below is output. The file name is "*Project name.fsy*". "\_val1" being located at address 0xFEEE0000 and "\_val2" being located at address0xFEEE0004 as externally defined symbols will be indicated.

Registering this \*.fsy file in another project as a source file enables externally defined symbols, variables "\_val1" and "\_val2" in this case, to be referenced from another project.

;SECTION NAME = .const.cmn .public \_pm1\_setting\_table \_pm1\_setting\_table .equ 0x1000 ;SECTION NAME = com.data .public \_val1 \_val1 .equ 0xfeee0000 ;SECTION NAME = com.bss .public \_val2 \_val2 .equ 0xfeee0004

(6) Registering the \*.fsy file as a source file

Register the \*.fsy file that is output in step 5 in the File node of the Project Tree for project PE3 which references externally defined symbols "\_val1" and "\_val2". Registration can be done by dragging and dropping the file into the File node or right-clicking the File node and selecting [Add].



## 3.5 Sharing the Functions

Functions can be shared between projects by using the symbol address file (\*.fsy). In other words, functions can be shared between cores.

In this section, function func is defined in project PE1 and the method for referencing the function from project PE3 is described.

(1) Changing the section name

By default, functions are located in the .text section. In the C source file registered in project PE1 as a source file, change the section name of the function that is to be shared with project PE3.

[Sample code of C source file]

#pragma section text "com"	
void func (void) {	
}	
#pragma section default	

func is located in the com.text section.

(2) Allocating the section

Using the -start option, specify where to allocate the com.text section.

In CubeSuite+, click the [...] button at the right edge of [Link Options] tab -> [Section] category -> [Section start address], and make the specification in the [Section Settings] dialog box.

When allocating the com.text section to address 0x3000

Section Setting	ļs		×
Address	Section		<u>A</u> dd
0x00001000	.const.cmn		Modifu
	.const		
	.INIT_DSE		New <u>O</u> verlay
	.INIT_BSE		Bemove
	.text		
	.data		<u>Up</u> <u>Down</u>
0x00003000	com.text		
0xFEDF8000	.data.R		
	.bss		
	.stack.bss		Import
			Export
		OK Cancel	<u>H</u> elp



#### (3) Outputting the \*.fsy file

Output the function name and its located address to the \*.fsy file using the -fsymbol option.

In CubeSuite+, click the [...] button at the right edge of [Link Options] tab -> [Section] category -> [(For multi-core) Section that outputs external defined symbols to the file], and specify the com.text section in the [Text Edit] dialog box.

Iext: .const.cmn com.text
.const.cmn
4
OK Cancel <u>H</u> elp

When rebuilding is executed, the \*.fsy file as shown below is output. The file name is "*Project name.fsy*". "\_func" being located at address 0x3000 as an externally defined symbol will be indicated. Registering this \*.fsy file in another project as a source file enables externally defined symbol "\_func" to be referenced from another project.

;SECTION NAME = .const.cmn .public \_pm1\_setting\_table \_pm1\_setting\_table .equ 0x1000 ;SECTION NAME = com.text .public \_func \_func .equ 0x3000

#### (4) Registering the \*.fsy file as a source file

Register the \*.fsy file that is output in step 3 in the File node of the Project Tree for project PE3 which references externally defined symbol "\_func". Registration can be done by dragging and dropping the file into the File node or right-clicking the File node and selecting [Add].

#### (5) Specifying the -Xcpu=g3k option

When compiling a source file that includes a shared function, individually specify the -Xcpu=g3k option. In CubeSuite+, right-click the relevant source file in the Project Tree -> [Property] -> [Build Settings] tab -> select "Yes" in [Set individual compile option]. Then, directly specify the -Xcpu=g3k option in [Individual Compile Options] tab -> [Others] category -> [Other additional options].



## Section 4 Rebuilding

This section describes the method for rebuilding the boot loader project and application projects.

## 4.1 Rebuilding Multiple Projects

Rebuild the boot loader project and two application projects. Note that it is recommended to define the shared variables and shared functions in the subproject that is to be rebuilt first.

Rebuilding is performed in the order of PE1 (subproject) => PE3 (subproject) => boot (main project), by default. If the shared variables and shared functions are defined in PE1 which is to be rebuilt first and the symbol address file (\*.fsy) including the definitions is registered in PE3, an \*.fsy file that is always updated will be input to PE3 at rebuilding and so the rebuild process needs to be executed only once.



Note that the building order of projects can be controlled in CubeSuite+. Select [Dependent Projects Settings] from the [Project] menu and make settings in the [Dependent Projects Settings] dialog box.

Dependent Projects Settings		×
Project:		
PE3		-
Dependent projects:		
PE1		
	OK Cancel H	lelp

This dialog box setting specifies that PE3 is a project dependent on PE1. As a result, rebuilding takes place in the order of PE1 => PE3 => boot.



A project configuration example is shown below. In this configuration, "boot" is the boot loader project, "PE1" is the application project for the main CPU, and "PE3" is the application project for PCU.



To check if \*.fsy files are registered in the boot loader project, right-click [Boot Loader (Configuration Tool for Multi-core)] and select [Property]. In the Property panel, click the [...] button at the right edge of [Constituent Projects] category -> [Constituent application projects].

Project Tree 7 X	Property	+ x
2 0 2 2	🔄 Boot Loader Property	<b>P</b> -+
□ <mark>]]] boot (Project)</mark>	Constituent Projects	
R7F701Z07 (Microcontroller)	Constituent application projects	Constituent application projects[2]
- 🖓 Boot Loader (Configuration Tool for Multi-core)	<ul> <li>Macro definition for stand-alone core debugging</li> </ul>	Macro definition for stand-alone core debugging[0]
BH850 Simulator (Debug Tool)	Priority Debugging	No
⊕-j] File	▶ Notes	
□ T PE1 (Subproject)*		
CC-RH (Build Tool)	Constituent application projects	
File	Open dialog box for selecting constituent application project By selecting these projects, you can use the following fea	s. tures: launch an application from boot loader, use stand-alone core debugging, debug
🚽 🚡 扣 Build tool generated files		
PE1.abs	Boot Loader /	-

This opens the [Select Constituent Application Projects] dialog box as shown below. It can be confirmed that the application projects added to the boot loader project have been selected and the \*.fsy files that will be generated in that application project are associated.





The flow for rebuilding the "PE1", "PE3", and "boot" projects is as follows:





# Section 5 Uniting the Objects

This section describes the function for selecting constituent application projects and uniting multiple objects.

## 5.1 What is the Object Uniting Function

When the boot loader project and two application projects are rebuilt, three load modules and three hex files (Intel HEX files or Motorola S-record files) are generated. The generated multiple hex files can be united to generate a single hex file as a whole. This is performed by the object uniting function. The hex files can be managed as a single file using the object uniting function. However, since Intel HEX files and Motorola S-record files cannot be united, the hex format for the boot loader project and application projects must be the same.

Note that when uniting multiple hex files, if the addresses overlap, an overlap error occurs. However, RAM areas not containing any data cannot be checked. Therefore, the user must check whether addresses are not overlapping by referencing the map file or using other means. The "-cpu" option that checks the addresses where sections are allocated can be used for checking.





## 5.2 Selecting "Constituent application projects"

Created application projects need to be registered in the boot loader project as "Constituent application projects". Note that application projects added to the boot loader project are registered as "Constituent application projects" by default.

Constituent application projects can be changed in [Constituent Projects] category -> [Constituent application projects] on the Property panel. The Property panel is opened by right-clicking [Boot Loader (Configuration Tool for Multi-core)] of the Project Tree and selecting [Property].

Project Tree 4 X		Property	- x
2 🕜 🙎 🔳	0	Boot Loader Property	<b>P</b> -+
		Constituent Projects	
R7E701Z07 (Microcontroller)	$\triangleright$	Constituent application projects	Constituent application projects[2]
Boot Loader (Configuration Tool for Multi-core)	⊿	Debugging	
CC-RH (Build Tool)	⊳	Macro definition for stand-alone core debugging	Macro definition for stand-alone core debugging[U]
RH850 Simulator (Debug Tool)		Priority Debugging	NO
File	V	Notes	
PE1 (Subproject)*			
R7E701Z07 (Microcontroller)			
CC-RH (Build Tool)			
RH850 Simulator (Debug Tool)	Co	nstituent application projects	
File	Bv	en alalog box for selecting constituent application projects. selecting these projects, you can use the following features: lau	nch an application from boot loader, use stand-alone core debugging, debug,
Build tool generated files	-,	······································	······································
abs PE1.abs	B	oot Loader	•

Click the [...] button at the right edge. This opens the [Select Constituent Application Projects] dialog box as shown below. Application projects "PE1" and "PE3" which have been added to boot loader project "boot" are selected, and they are registered as constituent application projects of "boot".

Select Constituent Application Projects	<b>×</b>			
Select constituent application projects. By selecting these projects, you can use the following features: launch an application from boot loader, use stand-alone core debugging, debug all projects in parallel.				
<u>P</u> roject:	Association settings:			
PE1	Project information     Project file			
	Symbol address file			
< >	Project file This is the project file of the constituent application project.			
	OK Cancel <u>H</u> elp			



## 5.3 Uniting the Objects

The generated hex files (Intel HEX files or Motorola S-record files) can be united following the steps listed below. Uniting is performed by the object uniting function. Using the object uniting function, the hex files generated in the boot loader project can be united with the hex files which are for the main CPU and PCU and are generated in application projects to generate a single hex file.

In the boot loader project and each application project, make settings for output of hex files and the hex format. Select "Yes" in [Hex Output Options] tab -> [Output File] category -> [Output hex file]. "Yes" is selected by default.

	Property	- x		
1	CC-RH Property	<b>▲</b> <i>▶</i> −+		
4	Output File			
	Output hex file	Yes		
	Output folder	%BuildModeName%		
	Output file name	%ProjectName%.mot		
⊳	Division output file	Division output file[0]		
A Hex Format				
	Hex file format	Motorola S-record file(-FOrm=Stype)		
	Unify record size	No		
	Output S9 record at the end	No		
⊳	Others			
Output hex file				
Selects whether to output a hex file.				
This option corresponds to the -FOrm option of the rlink command.				
	Common Options / Compile Options / Assemble Options	Link Options Hex Output Options / I/O Header File Generatio / 🖛		

Next, select either "Intel HEX file" or "Motorola S-record file" in [Hex Output Options] tab -> [Hex Format] category -> [Hex file format]. Note that Intel HEX files and Motorola S-record files cannot be united. The hex format for the boot loader project and application projects must be the same.

/	Property	- x		
~	CC-RH Property	<b>a p</b> -+		
4	Output File			
	Output hex file	Yes		
	Output folder	%BuildModeName%		
	Output file name	%ProjectName%.mot		
Þ	Division output file	Division output file[0]		
4	Hex Format			
	Hex file format	Motorola S-record file(-FOrm=Stype)		
	Unify record size	Intel HEX file(-FOrm=Hexadecimal)		
	Output S9 record at the end	Motorola S-record file(-FOrm=Stype)		
Þ	Others	Binary file(-FOrm=Binary)		
Hex file format Select the Hex file format. This option corresponds to the -FOrm option of the rlink command.				
	Common Options / Compile Options / Assemble Options	Link Options Hex Output Options I/O Header File Generatio 🔻		



Finally, specify the hex files to be united to form a single hex file in the boot loader project. Select "Yes" in [Hex Output Options] tab -> [Output File] category -> [Use object uniting function] of the boot loader project.

Property 👻				
1	CC-RH Property	<b>≥</b> <i>P</i> -+		
Output File		A		
	Output hex file	Yes		
	Output folder	%BuildModeName%		
	Output file name	%ProjectName%.mot		
⊳	Division output file	Division output file[0]		
	Use object uniting function	Yes 🔽 🚽 🗖		
	Output folder for united hex file	Yes		
⊿	Hex Format	No		
	Hex file format	мосогога элесого пест-оппезкуре;		
	Unify record size	No		
	Output S9 record at the end	No		
Use object uniting function Select whether to unite hex files of Constituent Application Projects. To change this property to "Yes", it is necessary to change the setting [Output hex file] property of Constituent Application Projects to "Yes" and Common Options / Compile Options / Assemble Options / Link Options / Hex Output Options / I/O Header File Generatio / ▼				

When the boot loader project is rebuilt, hex files of the boot loader project are united with hex files of the projects that have been specified as constituent application projects.

The united hex file is generated in [Output File] category -> [Output folder for united hex file]. The united hex file is generated in the "DefaultBuild\_merged" folder by default.



#### 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully resp nsihle for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics sumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or 3. technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others. 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product. 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below "Standard": Computers: office equipment: communications equipment: test and measurement equipment: audio and visual equipment: home electronic appliances: machine tools: personal electronic equipment: and industrial robots etc. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc. Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses ncurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage 6. range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you. 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products. 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics

Notice



#### SALES OFFICES

## Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information. Renesas Electronics America Inc. 2001 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1011 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Curope Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-162-8555-100, Fax: +44-212-855-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-11-6503-0, Fax: +44-128-585-900 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +49-11-6503-0, Fax: +44-211-6503-0, Tax Renesas Electronics (Shanghai) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +48-11-6503-0, Eax: +44-221-0226-0999 Renesas Electronics Hong Kong Limited Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-088, Fax: +862-2869-90229044 Renesas Electronics Hong Kong Limited Unit 1601-1613, 1617, Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2867-6888, Fax: +862-2869-90229044 Renesas Electronics Taiwan Co., Ltd. 80 Bandemeer Road, Unit #06-22 Hyflux Innovation Centre, Singapore 339949 Tel: +652-213-0200, Fax: +65-6213-0200 Renesas Electronics Malaysia Sdn.Bhd. Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +892-2585-9307, Fax: +65-295-95910