

AN-1067 4 Channel Power Up/Down Sequencer Using GPAK

Author: Roger Liang Date: May 20, 2015

Introduction

Modern day electronics often have multi-core and multi-rail processors that require regulated power up sequencing for each rail in order to maintain proper operation. Some processors also require regulated power down sequencing for each rail in order to maximize processor life cycle.

The GreenPAKs consist of various analog and digital building blocks called "macro cells"; the delay and look-up-table cells can be used to build highly intelligent sequencers with reconfigurable turn on and turn off sequence. This app note goes over 3 example designs.

Design 1: Power Up Only Sequencing

GreenPAK's delay macro cells "CNTx/DLYx" can be used to generate daisy-chained delays starting from an enable signal as shown in figure 1. Sequencing begins at the rising edge of the "EN" pin. A 2-bit Look-Up-Table (LUT) is used to make sure the GreenPAK's power-on-reset (POR) is met when the sequence begins. The "CNT0/DLY0" cell introduces a delay from EN high to OUTO high. The "CNT1/DLY1" cell then introduces a delay from OUT0 high to OUT1 high and so on. The 3-bit LUTs between the delay cells and output pins realize an AND function. When "Enabled" is high, these LUTs make sure an output turns high with some delay after the previous rail turns high. When "Enable" is low, these LUTs make sure all outputs are pulled low instantaneously and simultaneously as show in Figure 2.




Figure 1. Power up sequencer block diagram





Figure 2. Power up sequencing waveform

Design 2: Power Up and Power Down Sequencing

In addition to power up sequence, power down sequence can also be realized as shown in figure 3. Comparing with figure 1, notice how the wirings have changed slightly in figure 3. When EN is high, the LUTs make sure an output turns high with some delay only after the previous rail turns high. When EN is low, these LUTs make sure an output turns low with some delay only after the previous rail turns low. The timing waveform is shown in figure 4. The logic states of the LUTs used are shown in the appendix.

Design 3: Sequencing with PG indicator

Often times the outputs of a sequencer are used to enable individual DCDC converters, which turn on different cores inside a processor at different times. Sometimes these DCDC converters have an unknown amount of turn on time, so the sequencer needs a PG signal from the converters before enabling the next converter. Figure 5 shows a modified power up and down sequencer with PG input. Now an output needs to wait for a PG signal from a previous rail's converter before going high.






Figure 3. Power up and down sequencer block diagram




Figure 4. Power sequence up and down waveform






Figure 5. Power up and down sequencer with PG input block diagram

Conclusion

With programmable mixed-signal ASICs technologies, programming a 4-channel sequencer is only the beginning. GreenPAK4 based programmable mixed-signal ASICs have the ability to not only sequence, monitor, and supervise rails but also daisy chain to each other to multiply the number of rails controlled.



Appendix

Table one shows the look up table used in the power up and down sequencer. IN2 is from the sequencer enable, IN1 is from the output of the next rail, IN0 is from the output of the previous rail.

3-bit LUT6				
IN2	IN1	INO		OUT
0	0	0	0	+
0	0	1	0	1\$
0	1	0	1	- (\$
0	1	1	1	+
1	0	0	0	- +
1	0	1	1	- +
1	1	0	0	- +
1	1	1	1	+

Table 1. Power up and down sequencer LUT

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.