The SH7211 is a high-end single chip microcontroller with on-chip flash memory, which incorporates an SH-2A core and achieves operation of 160MHz. TheSH-2A CPU core employs a superscalar architecture enabling simultaneous execution of two instructions. Compared with the conventional SH-1 andSH-2, a tremendous increase in processing performance is realized. The SH7211 incorporates register banks. When an interrupt event occurs, CPU internal register information is stored in registers at high speed. This make it possible to improve real-time control performance greatly. This LSI includes abundant peripheral functions suited f or industrial applications, such as a multifunction timer unit 12-bit A/D converter and 8-bit D/A converter.


Key Features:

  • SH-2A core (without FPU) high-efficiency RISC
    • 160MHz IO/3.3V, internal/1.5V
    • SH-2A instructions (with the exception of FPU instruction)
  • Large capacity on-chip memory:
    • ROM: 512KB/384KB
    • RAM: 32KB/24KB
  • Powerful peripheral functions
    • Powerful timer : CMT : 2ch + MTU2 : 6ch + MTU2S : 3ch
    • A/D Converter: 12-bit, 8ch (3-channel sample & hold circuit)
    • D/A Converter: 8bit x 2ch
    • Serial (FIFO): 4ch
    • DMAC: 8ch
    • INTC, WDT, etc
    • I2C Bus Interface*: 1ch
  • Direct Memory Interface (BSC)
    • Direct connection to ROM/SRAM/SDRAM/MPX IO is possible
  • Power management unit
    • Possible to switch over CPU/on-chip peripheral/external bus clock
  • Package
    • LQFP-144 (20mm x 20mm, 0.5mm pitch)

    * I2C BUS is a registered trademark of Philips.


Pin Count / Memory Size Lineup:

Program Flash

Below you will find information to support the development of your application.
You can find an explanation of orderable part numbers here.


Resources for Software and Hardware

Title Description
My Renesas Create a My Renesas account to use our tool download services, receive e-newsletter/update notifications, and take advantage of our other services.
e-learning Information for studying and learning about microcontrollers and microprocessors.
FAQ Frequently asked questions and useful hints for development.
Forum A forum and community site to share technical information, questions and opinions with others who use Renesas products.
Video Watch videos related to this product.


Hardware Design Support

Title Description
IBIS/BSDL IBIS standard simulation data is required for high-speed board design and can be used to run simulations to examine and troubleshoot issues such as waveform reflection, ringing, and so on, before producing the actual board.
BSDL is a data input format supported by most IEEE 1149.1 (JTAG)-compliant tools. The automatic test pattern generation (ATPG) and automatic test equipment functions of these tools facilitate testing.
You can filter the sample codes and application notes that are displayed using the below filters.

Action Needed


The information contained herein has been provided by a member of Renesas Partners. This information is provided on the Renesas website provided for convenience and informational purposes only. Renesas is not responsible for the contents of this page or any changes or updates to the information posted on this page. Certain links provided herein permit you to leave this site and enter non-Renesas sites. These linked sites are not under control of Renesas. Renesas is not responsible for the contents of any linked site or any changes or updates to such sites. These links are provided for convenience and informational purposes only. The inclusion of any link does not imply endorsement by Renesas of any linked site.

Renesas's Publication of information regarding third-party products or services does not constitute an endorsement regarding the suitability of such products or services or a warranty, representation or endorsement of such products or services either alone or in combination with any of Renesas's product or service.