Overview

Description

The 71024 5V CMOS SRAM is organized as 128K x 8. All bidirectional inputs and outputs of the 71024 are TTL-compatible, and operation is from a single 5V supply. Fully static asynchronous circuitry is used; no clocks or refreshes are required for operation.

Features

  • Commercial (0C to +70C), Industrial (–40C to +85C)
  • Equal access and cycle times — Commercial and Industrial: 12/15/20ns
  • Two Chip Selects plus one Output Enable pin
  • Bidirectional inputs and outputs directly TTL-compatible
  • Low power consumption via chip deselect
  • Available in 300 and 400 mil Plastic SOJ packages

Comparison

Applications

Documentation

Type Title Date
Datasheet PDF 204 KB
Guide PDF 182 KB 日本語
Guide PDF 471 KB 日本語
Guide PDF 1.27 MB 日本語
End Of Life Notice PDF 938 KB
End Of Life Notice PDF 909 KB
Product Change Notice PDF 748 KB
Product Change Notice PDF 108 KB
8 items

Design & Development

Models