

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-061, Japan
Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-RA*-A0068A/E	Rev.	1.00
Title	Correction for "SPI Timing" in RA2L1/RA2E1/RA2E2 User's Manual		Information Category	Technical Notification	
Applicable Product	RA Family RA2L1/RA2E1/RA2E2 Group	Lot No.	Reference Document	Renesas RA2L1 Group User's Manual: Hardware R01UH0853EJ0120 Rev.1.20 Renesas RA2E1 Group User's Manual: Hardware R01UH0852EJ0120 Rev.1.20 Renesas RA2E2 Group User's Manual: Hardware R01UH0919EJ0110 Rev.1.10	
		All lots			

The electrical characteristics of "RSPCK clock rise and fall time" in SPI Timing is changed.

The details are shown from the next page.

Group: RA2L1

Chapter 41.3.9 SPI Timing

Before)

Table 41.32 SPI timing (1 of 3)

Parameter		Symbol	Min	Max	Unit ¹⁾	Test conditions	
SPI	RSPCK clock cycle	Master	2.7 V ≤ VCC ≤ 5.5 V	62.5	—	ns	Figure 41.28 C = 30 pF
			2.4 V ≤ VCC < 2.7 V	125	—		
			1.8 V ≤ VCC < 2.4 V	250	—		
			1.6 V ≤ VCC < 1.8 V	500	—		
		Slave	2.7 V ≤ VCC ≤ 5.5 V	187.5	—		
			2.4 V ≤ VCC < 2.7 V	375	—		
			1.8 V ≤ VCC < 2.4 V	750	—		
			1.6 V ≤ VCC < 1.8 V	1500	—		
RSPCK clock high pulse width	Master	$t_{SPCKWH} = (t_{SPeye} - t_{SPCKr} - t_{SPCKf}) / 2 - 3$	—	—	ns		
	Slave	$3 \times t_{Peye}$	—	—			
RSPCK clock low pulse width	Master	$t_{SPCKWL} = (t_{SPeye} - t_{SPCKr} - t_{SPCKf}) / 2 - 3$	—	—	ns		
	Slave	$3 \times t_{Peye}$	—	—			
RSPCK clock rise and fall time	Output	t_{SPCKr} t_{SPCKf}	2.7 V ≤ VCC ≤ 5.5 V	—	10	ns	
			2.4 V ≤ VCC < 2.7 V	—	15		
			1.8 V ≤ VCC < 2.4 V	—	20		
			1.6 V ≤ VCC < 1.8 V	—	30		
	Input	—	—	1	μs		

After)

The input characteristic of “RSPCK clock rise and fall time” is changed as below in Table 41.32.

Max value and unit are changed to 0.1 μs/V from previous 1 μs.

Table 41.32 SPI timing (1 of 3)

Parameter		Symbol	Min	Max	Unit ¹⁾	Test conditions	
SPI	RSPCK clock cycle	Master	2.7 V ≤ VCC ≤ 5.5 V	62.5	—	ns	Figure 41.28 C = 30 pF
			2.4 V ≤ VCC < 2.7 V	125	—		
			1.8 V ≤ VCC < 2.4 V	250	—		
			1.6 V ≤ VCC < 1.8 V	500	—		
		Slave	2.7 V ≤ VCC ≤ 5.5 V	187.5	—		
			2.4 V ≤ VCC < 2.7 V	375	—		
			1.8 V ≤ VCC < 2.4 V	750	—		
			1.6 V ≤ VCC < 1.8 V	1500	—		
RSPCK clock high pulse width	Master	$t_{SPCKWH} = (t_{SPeye} - t_{SPCKr} - t_{SPCKf}) / 2 - 3$	—	—	ns		
	Slave	$3 \times t_{Peye}$	—	—			
RSPCK clock low pulse width	Master	$t_{SPCKWL} = (t_{SPeye} - t_{SPCKr} - t_{SPCKf}) / 2 - 3$	—	—	ns		
	Slave	$3 \times t_{Peye}$	—	—			
RSPCK clock rise and fall time	Output	t_{SPCKr} t_{SPCKf}	2.7 V ≤ VCC ≤ 5.5 V	—	10	ns	
			2.4 V ≤ VCC < 2.7 V	—	15		
			1.8 V ≤ VCC < 2.4 V	—	20		
			1.6 V ≤ VCC < 1.8 V	—	30		
	Input	—	—	0.1	μs/V		

Group: RA2E1

Chapter 39.3.9 SPI Timing

Before)

Table 39.32 SPI timing (1 of 3)

Parameter		Symbol	Min	Max	Unit ^{†1}	Test conditions		
SPI	RSPCK clock cycle	Master	2.7 V ≤ VCC ≤ 5.5 V	62.5	—	ns	Figure 39.28 C = 30 pF	
			2.4 V ≤ VCC < 2.7 V	125	—			
			1.8 V ≤ VCC < 2.4 V	250	—			
			1.6 V ≤ VCC < 1.8 V	500	—			
		Slave	2.7 V ≤ VCC ≤ 5.5 V	187.5	—			
			2.4 V ≤ VCC < 2.7 V	375	—			
			1.8 V ≤ VCC < 2.4 V	750	—			
			1.6 V ≤ VCC < 1.8 V	1500	—			
	RSPCK clock high pulse width	Master	$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf}) / 2 - 3$	—	—			ns
		Slave	$3 \times t_{PCyc}$	—	—			
RSPCK clock low pulse width	Master	$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf}) / 2 - 3$	—	—	ns			
	Slave	$3 \times t_{PCyc}$	—	—				
RSPCK clock rise and fall time	Output	t_{SPCKr} t_{SPCKf}	2.7 V ≤ VCC ≤ 5.5 V	—	10	ns		
			2.4 V ≤ VCC < 2.7 V	—	15			
			1.8 V ≤ VCC ≤ 2.4 V	—	20			
			1.6 V ≤ VCC < 1.8 V	—	30			
	Input	—	—	1	μs			

After)

The input characteristic of “RSPCK clock rise and fall time” is changed as below in Table 39.32.

Max value and unit are changed to 0.1 μs/V from previous 1 μs.

Table 39.32 SPI timing (1 of 3)

Parameter		Symbol	Min	Max	Unit ^{†1}	Test conditions		
SPI	RSPCK clock cycle	Master	2.7 V ≤ VCC ≤ 5.5 V	62.5	—	ns	Figure 39.28 C = 30 pF	
			2.4 V ≤ VCC < 2.7 V	125	—			
			1.8 V ≤ VCC < 2.4 V	250	—			
			1.6 V ≤ VCC < 1.8 V	500	—			
		Slave	2.7 V ≤ VCC ≤ 5.5 V	187.5	—			
			2.4 V ≤ VCC < 2.7 V	375	—			
			1.8 V ≤ VCC < 2.4 V	750	—			
			1.6 V ≤ VCC < 1.8 V	1500	—			
	RSPCK clock high pulse width	Master	$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf}) / 2 - 3$	—	—			ns
		Slave	$3 \times t_{PCyc}$	—	—			
RSPCK clock low pulse width	Master	$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf}) / 2 - 3$	—	—	ns			
	Slave	$3 \times t_{PCyc}$	—	—				
RSPCK clock rise and fall time	Output	t_{SPCKr} t_{SPCKf}	2.7 V ≤ VCC ≤ 5.5 V	—	10	ns		
			2.4 V ≤ VCC < 2.7 V	—	15			
			1.8 V ≤ VCC ≤ 2.4 V	—	20			
			1.6 V ≤ VCC < 1.8 V	—	30			
	Input	—	—	—	0.1		μs/V	

Group: RA2E2

Chapter 36.3.9 SPI Timing

Before)

Table 36.32 SPI timing (1 of 3)

Parameter		Symbol	Min	Max	Unit ^{†1}	Test conditions	
SPI	RSPCK clock cycle	Master	2.7 V ≤ VCC ≤ 5.5 V	62.5	—	ns	Figure 36.26 C = 30 pF
			2.4 V ≤ VCC < 2.7 V	125	—		
			1.8 V ≤ VCC < 2.4 V	250	—		
			1.6 V ≤ VCC < 1.8 V	500	—		
		Slave	2.7 V ≤ VCC ≤ 5.5 V	187.5	—		
			2.4 V ≤ VCC < 2.7 V	375	—		
			1.8 V ≤ VCC < 2.4 V	750	—		
			1.6 V ≤ VCC < 1.8 V	1500	—		
RSPCK clock high pulse width	Master	t_{SPCKWH}	$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf}) / 2 - 3$	—	ns		
	Slave		$3 \times t_{PCyc}$	—			
RSPCK clock low pulse width	Master	t_{SPCKWL}	$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf}) / 2 - 3$	—	ns		
	Slave		$3 \times t_{PCyc}$	—			
RSPCK clock rise and fall time	Output	t_{SPCKr} , t_{SPCKf}	2.7 V ≤ VCC ≤ 5.5 V	—	10	ns	
			2.4 V ≤ VCC < 2.7 V	—	15		
			1.8 V ≤ VCC ≤ 2.4 V	—	20		
			1.6 V ≤ VCC < 1.8 V	—	30		
	Input		—	1	μs		

After)

The input characteristic of “RSPCK clock rise and fall time” is changed as below in Table 36.32.

Max value and unit are changed to 0.1 μs/V from previous 1 μs.

Table 36.32 SPI timing (1 of 3)

Parameter		Symbol	Min	Max	Unit ^{†1}	Test conditions	
SPI	RSPCK clock cycle	Master	2.7 V ≤ VCC ≤ 5.5 V	62.5	—	ns	Figure 36.26 C = 30 pF
			2.4 V ≤ VCC < 2.7 V	125	—		
			1.8 V ≤ VCC < 2.4 V	250	—		
			1.6 V ≤ VCC < 1.8 V	500	—		
		Slave	2.7 V ≤ VCC ≤ 5.5 V	187.5	—		
			2.4 V ≤ VCC < 2.7 V	375	—		
			1.8 V ≤ VCC < 2.4 V	750	—		
			1.6 V ≤ VCC < 1.8 V	1500	—		
RSPCK clock high pulse width	Master	t_{SPCKWH}	$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf}) / 2 - 3$	—	ns		
	Slave		$3 \times t_{PCyc}$	—			
RSPCK clock low pulse width	Master	t_{SPCKWL}	$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf}) / 2 - 3$	—	ns		
	Slave		$3 \times t_{PCyc}$	—			
RSPCK clock rise and fall time	Output	t_{SPCKr} , t_{SPCKf}	2.7 V ≤ VCC ≤ 5.5 V	—	10	ns	
			2.4 V ≤ VCC < 2.7 V	—	15		
			1.8 V ≤ VCC ≤ 2.4 V	—	20		
			1.6 V ≤ VCC < 1.8 V	—	30		
	Input		—	0.1	μs/V		