

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-78K-A010A/E	Rev.	1.00
Title	Correction for Incorrect Description Notice 78K0R/Lx3 Descriptions in the User's Manual: Hardware Rev. 5.01 Changed		Information Category	Technical Notification		
Applicable Product	78K0R/Lx3 Group	Lot No.	Reference Document	78K0R/Lx3 User's Manual: Hardware Rev. 5.01 (R01UH0004EJ0501)		
		All lots				

This document describes misstatements found in the 78K0R/Lx3 User's Manual: Hardware Rev. 5.01 (R01UH0004EJ0501)

Corrections

Applicable Item	Applicable Page	Contents
16.2 Configuration of LCD Controller/Driver Figure 16-1. Block Diagram of LCD Controller/Driver	Page 666	Incorrect descriptions revised
16.3 Registers Controlling LCD Controller/Driver Figure 16-4. Format of LCD Clock Control Register (LCDC0)	Page 669	Incorrect descriptions revised

Document Improvement

The above corrections will be made for the next revision of the User's Manual: Hardware.

Corrections in the User's Manual: Hardware

No.	Corrections and Applicable Items			Pages in this document for corrections
	Document No.	English	R01UH0004EJ0501	
1	16.2 Configuration of LCD Controller/Driver Figure 16-1. Block Diagram of LCD Controller/Driver		Page 666	Page 3
2	16.3 Registers Controlling LCD Controller/Driver Figure 16-4. Format of LCD Clock Control Register (LCDC0)		Page 669	Page 4

~~Incorrect: Bold with underline~~; Correct: Gray hatched

Revision History


78K0R/Lx3 Correction for incorrect description notice

Document Number	Issue Date	Description
TN-78K-A010A/E	Jun. 31, 2017	First edition issued Corrections No.1 to No.2 revised (this document)


1. 16.2 Configuration of LCD Controller/Driver

Figure 16-1. Block Diagram of LCD Controller/Driver (Page 666)

Incorrect:



Correct:



2. 16.3 Registers Controlling LCD Controller/Driver

Figure 16-4. Format of LCD Clock Control Register (LCDC0) (Page 669)

Incorrect:

Figure 16-4. Format of LCD Clock Control Register (LCDC0)

Address : FFF42 H After reset : 00H R/W

Symbol	7	6	5	4	3	2	1	0
LCDC0	0	0	LCDC05	LCDC04	0	LCDC02	LCDC01	LCDC00

LCDC05	LCDC04	LCD source clock (fLCD) selection
0	0	f _{SUB}
0	1	f _{CLK} /2 ⁶
1	0	f _{CLK} /2 ⁷
1	1	f _{CLK} /2 ⁸

LCDC02	LCDC01	LCDC00	LCD clock (LCDCL) selection
0	0	0	f _{LCD} /2 ⁴
0	0	1	f _{LCD} /2 ⁵
0	1	0	f _{LCD} /2 ⁶
0	1	1	f _{LCD} /2 ⁷
1	0	0	f _{LCD} /2 ⁸
1	0	1	f _{LCD} /2 ⁹
Other than above			Setting prohibited

Cautions 1. Bits 3, 6, and 7 must be set to 0.

2. Set the LCD clock (LCDCL) to no more than 512 Hz when the internal voltage boost method has been set.

Remark f_{CLK}: CPU/Peripheral hardware clock frequency

f_{SUB}: Subsystem clock frequency

Correct:

Figure 16-4. Format of LCD Clock Control Register (LCDC0)

Address : FFF42 H After reset : 00H R/W

Symbol	7	6	5	4	3	2	1	0
LCDC0	0	0	LCDC05	LCDC04	0	LCDC02	LCDC01	LCDC00

LCDC05	LCDC04	LCD source clock (fLCD) selection
0	0	f _{SUB}
0	1	f _{MAIN} /2 ⁶
1	0	f _{MAIN} /2 ⁷
1	1	f _{MAIN} /2 ⁸

LCDC02	LCDC01	LCDC00	LCD clock (LCDCL) selection
0	0	0	f _{LCD} /2 ⁴
0	0	1	f _{LCD} /2 ⁵
0	1	0	f _{LCD} /2 ⁶
0	1	1	f _{LCD} /2 ⁷
1	0	0	f _{LCD} /2 ⁸
1	0	1	f _{LCD} /2 ⁹
Other than above			Setting prohibited

Cautions 1. Bits 3, 6, and 7 must be set to 0.

2. Set the LCD clock (LCDCL) to no more than 512 Hz when the internal voltage boost method has been set.

Remark f_{MAIN}: Main system clock frequency

f_{SUB}: Subsystem clock frequency