Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com


April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



Date Published February 2008 NS © NEC Electronics Corporation 2008

Remarks 1. Pin names in parentheses [] are only for µ PD78F0513DA, 78F0515DA (products with on-chip debug function). 2. Pin names and functions in brackets [] are only for μ PD78F0514A, 78F0515A, 78F0515DA.

Development Tools (1/5)

Remark For details about development tools, see the site for development tools at NEC Electronics Website: NEC Electronics Website: http://www.necel.com/ (1) Software Tools


Host Machine	Software Tools
IBM PC/AT™ compatibles, PC98-NX series	Software package SP78K0
	Assembler package RA78K0
	C compiler CC78K0
	C library source file CC78K0-L
	Integrated debugger ID78K0-QB
	System simulator SM+ for 78K0/Kx2
	Device file DF780547

(2) Hardware Tools (1/3)

ator QB-78K0MINI (MINICUBE®) <1> On-chip debug emi

On-chip Debug Emulator Target Connector Spec QB-78K0MINI 10-pin general-purpose connector (2.54 mm pitch)

Remark The QB-78K0MINI is supplied with ID78K0-QB, a USB cable, a connection cable (10-pin cable) and a self check board.





Notes 1. Signal names in MINICUE 2. As seen from MINICUBE.

Development Tools (5/5)

(3) Flash Memory Write Tools (3/3)

<2> Flash memory programmer PG-FP5, FL-PR5, PG-FP4, FL-PR4, PG-FPL3, FP-LITE3 (2/2)

Connector pin layout of PG-FF	95, F	L-PR	85, P	G-F	P4 a	nd Fl	L-PF	84 (vi	ew from socket side)		
	1	3	5	7	9	11	13	15			
	2	4	6	8	10	12	14	16			
	Type A (16-pin)										

Connector pin configuration of PG-FP5, FL-PR5, PG-FP4 and FL-PR4

Signal Name of PG-FP4	Target Connector Type A: Signal (16-Pin)
GND	1
RESET	2
SI/RxD	3
VDD	4
SO/TxD	5
(VPP) ^{Note}	6
SCK	7
(H/S) ^{Note}	8
CLK	9
(VDE) ^{Note}	10
(VDD2) ^{Note}	11
(FLMD1) ^{Note}	12
(RFU-1) ^{Note}	13
FLMD0	14
(Not used) ^{Note}	15, 16

Note Signals in parentheses and the corresponding pins are not used with 78K0/KC2.

Operation	List	(1/6)

Operation List (5/6)

Instruction Group

Identifier	Specification Method
r rp sfr sfrp	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7) AX (RP0), BC (RP1), DE (RP2), HL (RP3) Special function register symbol (R6-bit manipulatable register even addresses only) ^{Note}
saddr	FE20H to FF1FH Immediate data or labels
saddrp	FE20H to FF1FH Immediate data or labels (even address only)
addr16	0000H to FFFFH Immediate data or labels (Only even addresses for 16-bit data transfer instructions)
addr11	0800H to 0FFFH Immediate data or labels
addr5	040H to 00FFFH Immediate data or labels (even address only)
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label
RBn	RB0-RB3

Note Addresses from FFD0H to FFDFH cannot be accessed with these operands.

Bytes

Note 1 Note 2

4

Decimal Adjust Accumulator after Addition

Operands

Development Tools (2/5) (2) Hardware Tools (2/3)

<2> In-circuit emulator QB-78K0KX2 (IECUBE® Package Check Pin Emulation Adapter Probe Exchange Adapter Space Adapter YQ Connector Mount Adapter Target connector QB-38MC-YQ-01T^{Note} QB-144-CA-01 QB-80-EP-01T QB-38MC-NQ-01T^{Note} 38-pin plastic SSOP (7.62mm QB-38MC-EA-01T^{Note} QB-38MC-YS-01T^{Note} QB-38MC-HQ-01T Note 44-pin plastic LQFP (10x10) QB-44GB-EA-03T QB-44GB YS-01T QB-44GB-YQ-01T QB-44GB HQ-01T QB-44GE NQ-01T 48-pin plastic QB-48GA-EA-02T QB-48GA YS-01T QB-48GA-YQ-01T QB-48GA HQ-01T QB-48GA NQ-01T LQFP (fine pitch)

Notes Under development

Operation List (2/6)

Description of operation column

Description of flag operation column

r, #byte saddr, #byte

sfr, #byte A, r Note 3 r, A Note 3

A, saddr

A, laddr16 laddr16, A PSW, #byte

[HL], A A, [HL+by [HL+byte] A, [HL+B] [HL+B], A

[HL+C], A A, r ^{Note 3}

A, saddr A sfr


rp, #word saddrp, #word sfrp, #word AX, saddrp saddrp, AX

AX, sfrp

Instruction

8-bit data transfer

Remark The QB-78K0KX2 is supplied with ID78K0-QB, a USB cable, a power supply unit, QB-MINI2, connection cables (10-pin cable and 16-pin cable) and the 78K0-OCD board.



A: A register (8-bit accumulator), X: X register, B: B register, C: C register, D: D register, E: E register, H: H register, L: L register, AX: AX register pair (16-bit accumulator), BC: BC register pair, DE: DE register pair, HL: HL register pair, PC: Program counter, SP: Stack pointer, PSW: Program status word, CY: Carry flag, AC: Auxiliary carry flag, Z: Zero flag, RBS: Register bank select flag, IE: Interrupt request enable flag, (): Memory contents indicated by address or register contents in parentheses, Xi, X: Higher 8 bits and flower 8 bits of 16-bit register, x: Logical product (AND), v: Logical sum (OR), v: Exclusive logical sum (exclusive OR), : inverted data, addr16: 16-bit immediate data or label, jdisp8: Signed 8-bit data (displacement value)

 $(Blank): Not affected, 0: Cleared to 0, 1: Set to 1, \times: Set/cleared according to the result, R: Previously saved value is restored according to the restored according to the result, R: Previously saved value is restor$

Note 1 Note 2

4

3 8 3 8

4

4

4

3 6 4 8

 4

 2
 6

 2
 6

 2
 4
 r ← byte

 3
 6
 7
 (saddr) ← byte

 3
 7
 sfr ← byte

A ← (addr16) (addr16) ← A PSW ← byte

- (DE)

 $A \leftarrow (HL+C)$ $(HL+C) \leftarrow A$

10 $A \leftarrow \rightarrow (HL+C$

 10
 sfrp ← word


 8
 AX ← (saddrp)

 8
 (saddrp) ← AX

 $AX \leftarrow sfrp$

 \rightarrow (saddr \rightarrow sfr \rightarrow (addr16 \rightarrow (DE) \rightarrow (HL)

(DE) ← A



QB-MINI2		to pill general parpe	ose connector (2.	o4 min piton)					
Remarks 1. The QB-MINI2 is s 78K0-OCD board.	upplied w	ith a USB cable, connect	tion cables (1	0-pin cable	and 16-pin cable) and the				
	A connection cable (10-pin cable) and the 78K0-OCD board are used only when using the on-chip debug								
function.	function. The software is required separately to operate QB-MINI2.								
		arately to operate QB-M e from our website (http:/		nom/) and u	ise it				
Dominold the late	or continuit	s nom our wobolio (mips		, and e					
Target connector	(sold separa	tely)							
	1	<for on-chip<="" td=""><td>debugging (OCD</td><td>)></td><td></td></for>	debugging (OCD)>					
Target device		Connection cable	78K0-OC	D board					
		(10-pin cable or 16-pin cable)		$/ \wedge \perp$					
			++ <u>∃</u> ((()					
	- /		A		Host machine				
•/									
Target system	-			•					
	r fa	r flash programming (FP)>	7	\	NEC				
		Connection cable (16-pin cable)		*					
			MINICUBE	-2 sotting	USB cable				
			(1) Mode s	select switch					
				et device is 78	K0 microcontroller \rightarrow "M2"				
			(2) Power • Power	select switch er supply of the	target system is used \rightarrow "T" (recommer				
	_		(2) Power • Power • 3 V is • 5 V is	select switch ar supply of the s supplied to th					
Connector pin layout (16-pin)		tor pin configuration (16-	(2) Power • Power • 3 V is • 5 V is	select switch ar supply of the s supplied to th	target system is used \rightarrow "T" (recommer le target system \rightarrow "3" (current rating: 10) le target system \rightarrow "5" (current rating: 10)				
Connector pin layout (16-pin)	Pin No.	Pin Name Note 1	(2) Power • Power • 3 V is • 5 V is	select switch er supply of the s supplied to th s supplied to th	target system is used \rightarrow "T" (recommer e target system \rightarrow "3" (current rating: 10) e target system \rightarrow 5" (current rating: 10) Description				
Connector pin layout (18-pin) (Pin No. 1	Pin Name Note 1 GND	(2) Power • Power • 3 V is • 5 V is • 5 V is • 5 V is • 7 V	select switch er supply of the s supplied to th s supplied to th Connected t	target system is used → "T" (recommer e target system →"3" (current rating: 10) e target system →"5" (current rating: 10) Description to GND.				
66000630	Pin No.	Pin Name Note 1 GND RESET_OUT	(2) Power • Power • 3 V is • 5 V is	select switch er supply of the s supplied to th s supplied to th Connected t Pin used to	target system is used \rightarrow "T" (recommer e target system \rightarrow "3" (current rating: 10) e target system \rightarrow 5" (current rating: 10) Description				
	Pin No. 1	Pin Name Note 1 GND RESET_OUT RESERVED (during OCD)	(2) Power • Powe • 3 V is • 5 V is • 5 V is • 0 UT OUT 	select switch ar supply of the s supplied to th s supplied to th Connected t Pin used to Open	target system is used \rightarrow "T" (recommer e target system \rightarrow "3" (current rating: 10) target system \rightarrow "5" (current rating: 10) Decription to GND. Output reset signal to the target device				
66000630	Pin No. 1 2	Pin Name Note 1 GND RESET_OUT	(2) Power • Power • 3 V is • 5 V is • 5 V is • 5 V is • 7 V	select switch ar supply of the s supplied to th s supplied to th Connected t Pin used to Open Pin used to from the tar	target system is used \rightarrow "T" (recommer te target system \rightarrow "3" (current rating: 10) te target system \rightarrow "5" (current rating: 10) Description to GND. output reset signal to the target device input for command/data communication get device				
00007630 00000600	Pin No. 1 2	Pin Name Note 1 GND RESET_OUT RESERVED (during OCD)	(2) Power • Powe • 3 V is • 5 V is • 5 V is • 0 UT OUT 	select switch ar supply of the s supplied to th s supplied to th Connected t Pin used to Open Pin used to from the tar	target system is used \rightarrow "T" (recommer e target system \rightarrow "3" (current rating: 10) target system \rightarrow "5" (current rating: 10) Description to GND. output reset signal to the target device input for command/data communication				
00007630 00000600	Pin No. 1 2 3	Pin Name Note 1 GND RESET_OUT RESERVED (during OCD) RXD (during FP)	(2) Power • Powe • 3 V is • 5 V is • pin) IN/OUT Note - OUT - IN	select switch ar supply of the s supplied to th s supplied to th Connected 1 Pin used to Open Pin used to from the tar Input pin for	target system is used \rightarrow "T" (recommer te target system \rightarrow "3" (current rating: 10) te target system \rightarrow "5" (current rating: 10) Description to GND. output reset signal to the target device input for command/data communication get device				
00007630 00006600	Pin No. 1 2 3	Pin Name Nets 1 GND RESET_OUT RESERVED (during OCD) RxD (during FP) VDD RESERVED (during OCD)	(2) Power • Powe • 3 V is • 5 V is • pin) IN/OUT Note - OUT - IN	select switch er supply of the s supplied to th s supplied to th Connected I Pin used to Open Pin used to from the tarn Input pin for system Open Pin used to	target system is used \rightarrow 'T' (recommen- te arget system \rightarrow '3' (current rating: 10) te arget system \rightarrow '5' (current rating: 10) Description to GND. output reset signal to the target device input for command/data communication get device when using power supply of the target output for command/data communication				
00000000 0000000	Pin No. 1 2 3 4 5	Pin Name Nets 1 GND RESET_OUT RESERVED (during OCD) RXD (during FP) VDD RESERVED (during OCD) TXD (during FP)	(2) Power • Powe • 3 V is • 5 V is • 5 V is IN/OUT Note - OUT IN IN IN -	select switch er supply of the s supplied to th s supplied to th Connected 1 Pin used to Open Pin used to Open Pin used to Input pin for system Open Pin used to to the target	target system is used \rightarrow 'T' (recommen- te arget system \rightarrow '3' (current rating: 10) te arget system \rightarrow '5' (current rating: 10) Description to GND. output reset signal to the target device input for command/data communication get device when using power supply of the target output for command/data communication				
00007630 00006600	Pin No. 1 2 3 4	Pin Name New 1 GND RESET_OUT RESERVED (during CCD) RxD (during FP) VDD RESERVED (during OCD) TXD (during FP) RESERVED	(2) Power Powe 3 V is 5 V is 5 V is 0 UT - 0 UT IN UN - 0 UT - 0 UT - 0 UT - 0 UT -	select switch er supply of the supplied to th supplied to th Connected I Pin used to Open Pin used to Open Pin used to Open Pin used to to the target Open	target system is used \rightarrow 'T' (recommer te target system \rightarrow '3' (current rating: 10) te target system \rightarrow '5' (current rating: 10) Description to GND. output reset signal to the target device input for command/data communication device output for command/data communication device				
00007630 00000600	Pin No. 1 2 3 4 5 6-8	Pin Name Nets 1 GND RESET_OUT RESERVED (during OCD) RXD (during FP) VDD RESERVED (during OCD) TXD (during FP)	(2) Power • Powe • 3 V is • 5 V is • 5 V is IN/OUT Note - OUT IN IN IN -	select switch er supply of the supplied to th supplied to th Connected I Pin used to Open Pin used to Open Pin used to Open Pin used to to the target Open	target system is used \rightarrow 'T' (recommen- te arget system \rightarrow '3' (current rating: 10) te arget system \rightarrow '5' (current rating: 10) Description to GND. output reset signal to the target device input for command/data communication get device when using power supply of the target output for command/data communication				
00007630 00000600	Pin No. 1 2 3 4 5 6-8 9 10-12	Pin Name Wee 1 GND RESET_OUT RESERVED (during OCD) RxD (during FP) V00 RESERVED (during OCD) TxD (during FP) RESERVED CLK	(2) Power Powe 3 V is 5 V is 5 V is 0 UT - 0 UT IN UN - 0 UT - 0 UT - 0 UT - 0 UT -	select switch er supplied to th supplied to th supplied to th Pin used to Open Pin used to Pin Pin Pin Pin Pin Pin Pin Pin Pin Pin	target system is used \rightarrow 'T' (recommer te target system \rightarrow '3' (current rating: 10) te target system \rightarrow '5' (current rating: 10) Description to GND. output reset signal to the target device input for command/data communication device output for command/data communication device				
00007630 00006600	Pin No. 1 2 3 4 5 6-8 9	Pin Name Wee 1 GND RESET_OUT RESERVED (during OCD) RxD (during FP) V00 RESERVED (during OCD) TxD (during FP) RESERVED CLK RESERVED	(2) Power Power * 20 kit * 3 V kit * 5 V kit pin) NOUT Not IN IN OUT - OUT - OUT - OUT	select switch er supply of the supplied to th supplied to th Connected 1 Pin used to Open Pin used to Open Pin used to to the target Open Pin used to to the target Open	target system is used → 'T' (recommer target system → '3' (current rating: 10) target system → '3' (current rating: 10) Description to GND. output reset signal to the target device input for command/data communication get device output for command/data communication device output clock signal to the target device				
00007630 00000600	Pin No. 1 2 3 4 5 6-8 9 10-12	Pin Name New 1 GND RESET_OUT RESERVED (during OCD) RXD (during FP) VDD RESERVED (during OCD) TXD (during FP) RESERVED CLK RESERVED DATA (during OCD)	(2) Power Power * 20 kit * 3 V kit * 5 V kit pin) NOUT Not IN IN OUT - OUT - OUT - OUT	select switch r supplied to this supplied to this Connected II Connected II Pin used to Open Pin used to Open Input pin for System Open Pin used to to the target Open Pin used to Open Pin used to Open	target system is used → 'T' (recommer target system → '3' (current rating: 10) target system → '3' (current rating: 10) Description to GND. output reset signal to the target device input for command/data communication get device output for command/data communication device output clock signal to the target device				
00007630 00006600	Pin No. 1 2 3 4 5 6-8 9 10-12 13 14	Pin Name New 1 GND RESET_OUT RESERVED (during CCD) RED (during FP) VDD RESERVED (during CCD) TXD (during FP) RESERVED CLK RESERVED CATA (during CCD) RESERVED (during FP)	(2) Power Powor Powor Powor S V is Powor NINOUT NNOUT - OUT - OUT - OUT - OUT - NNOUT - - NNOUT	select switch r supplied to this supplied to this Connected 1 Plin used to Open Plin used to Open Plin used to Plin used to Plin used to Plin used to Plin used to Plin used to Den Plin used to Den P	target system is used → "T" (recommer target system → "3" (current rating: 10) target system → "5" (current rating: 10) Description to GND. output reset signal to the target device input for command/data communication get device when using power supply of the target output for command/data communication device output clock signal to the target device input/output for data communication duri				
00007630 00006600	Pin No. 1 2 3 4 5 6-8 9 10-12 13 14 15	Pin Name New 1 GND RESET_COUT RESERVED (during CDD) RXD (during FP) VDD RESERVED (during CDD) TXD (during FP) RESERVED CLK RESERVED DATA (during CCD) RESERVED (during FP) FLIMD0	(2) Power Power * 3 V ii * 3 V ii * 5 V ii * 0UT 	select switch r supplied to this supplied to this Connected 1 Plin used to Open Plin used to Open Plin used to Plin used to Plin used to Plin used to Plin used to Plin used to Den Plin used to Den P	target system is used → 'T' (recommer target system → '3' (current rating: 10) target system → '5' (current rating: 10) Description to GND. output reset signal to the target device input for command/data communication get device output for command/data communication device output clock signal to the target device input/output for data communication duri device set to debug mode or programming mod				

<3> On-chip debug emulator with programming function QB-MINI2 (MINICUBE2): for on-chip debu

<1> On-chip debug emulator with programming function QB-MINI2 (MINICUBE2) : for flash programming

On-Chip Debug Emulator with Programming Function Target Connector Specifications

Target Connector Specification:

10-pip general-purpose connector (2.54 mm pitch) When using 10-pip cable

Operation List (3/6)

Z AC CY

×

× ×

Development Tools (3/5)

(2) Hardware Tools (3/3)

B-MINI2

On-Chip Debug Emulator with Programming Function

(3) Flash Memory Write Tools (1/3)

Instruction Group	Mnemonic	Operands	Bytes		cks	Operation		Flag	_
Group				Note 1	Note 2		Z	AC	C
16-bit data ransfer	MOVW	AX, rp Note 3	1	4	-	$AX \gets rp$			
ransier		rp, AX Note 3	1	4	-	rp ← AX			
		AX, laddr16	3	10	12	AX ← (addr16)			
		laddr16, AX	3	10	12	(addr16) ← AX			
	XCHW	AX, rp Note 3	1	4	-	$AX \leftarrow \rightarrow rp$			
B-bit	ADD	A, #byte	2	4	-	A, CY ← A+byte	×	×	
operation		saddr, #byte	3	6	8	(saddr), CY ← (saddr) +byte	×	×	
		A, r Note 4	2	4	-	A, CY ← A+r	×	×	
		r, A	2	4	_	$r, CY \leftarrow r+A$	×	×	
		A, saddr	2	4	5	A, CY \leftarrow A+ (saddr)	×	×	
		A, laddr16	3	8	9	A, CY \leftarrow A+ (addr)			-
		A, [HL]	1	4	5	A, CY \leftarrow A+ (HL)	×	×	-
				-				-	-
		A, [HL+byte]	2	8	9	A, CY ← A+ (HL+byte)	×	×	-
		A, [HL+B]	2	8	9	A, CY \leftarrow A+ (HL+B)	×	×	1
		A, [HL+C]		8	9	A, CY \leftarrow A+ (HL+C)	×	×	1
	ADDC	A, #byte	2	4	-	A, CY ← A+byte+CY	×	×	1
		saddr, #byte	3	6	8	(saddr), CY ← (saddr) +byte+CY	×	×	
		A, r Note 4	2	4	-	A, CY \leftarrow A+r+CY	×	×	
		r, A	2	4	-	$r, CY \leftarrow r+A+CY$	×	×	
		A, saddr	2	4	5	A, CY ← A+ (saddr) +CY	×	×	
		A, laddr16	3	8	9	A, CY ← A+ (addr16) +CY	×	×	
		A, [HL]	1	4	5	A, CY \leftarrow A+ (HL) +CY	×	×	
		A, [HL+byte]	2	8	9	A, CY ← A+ (HL+byte) +CY	×	×	
		A, [HL+B]	2	8	9	A, CY \leftarrow A+ (HL+B) +CY	×	×	Г
		A, [HL+C]	2	8	9	A, CY \leftarrow A+ (HL+C) +CY	×	×	Г
	SUB	A, #byte	2	4	-	A, CY ← A – byte	×	×	
		saddr, #byte	3	6	8	(saddr), CY ← (saddr) – byte	×	×	
		A, r Note 4	2	4	-	A, CY \leftarrow A – r	×	×	
		r, A	2	4	-	$r, CY \leftarrow r - A$	×	×	
		A, saddr	2	4	5	A, CY ← A – (saddr)	×	×	
		A, laddr16	3	8	9	A, CY \leftarrow A – (addr16)	×	×	
		A, [HL]	1	4	5	A, CY \leftarrow A – (HL)	×	×	t
		A, [HL+byte]	2	8	9	A, CY \leftarrow A – (HL+byte)	×	×	1
		A, [HL+B]	2	8	9	A, CY \leftarrow A – (HL+B)	×	×	+
		A, [HL+D]	2	8	9	A, $CT \leftarrow A - (HL+B)$ A, $CY \leftarrow A - (HL+C)$	_	-	+
	SUBC	A, #byte	2	4		A, $CY \leftarrow A - byte - CY$	×	×	-
	3060			6	-		×	×	+
		saddr, #byte A, r Note 4	3		8	(saddr), CY ← (saddr) – byte – CY	×	×	-
			2	4	-	A, CY \leftarrow A - r - CY	×	×	-
		r, A	2	4	-	$r, CY \leftarrow r - A - CY$	×	×	-
		A, saddr	2	4	5	A, CY \leftarrow A – (saddr) – CY	×	×	
		A, laddr16	3	8	9	A, CY \leftarrow A – (addr16) – CY	×	×	
		A, [HL]	1	4	5	A, CY \leftarrow A – (HL) – CY	×	×	
		A, [HL+byte]	2	8	9	A, CY \leftarrow A – (HL+byte) – CY	×	×	
		A, [HL+B]	2	8	9	A, CY \leftarrow A – (HL+B) – CY	×	×	
		A, [HL+C]	2	8	9	A, CY \leftarrow A – (HL+C) – CY	×	×	
	AND	A, #byte	2	4	-	$A \leftarrow A \land byte$	×		
		saddr, #byte	3	6	8	(saddr) ← (saddr) ∧ byte	×		
		A, r Note 4	2	4	-	$A \leftarrow A \land r$	×		Г
		r, A	2	4	-	$r \leftarrow r \land A$	×		
		A, saddr	2	4	5	$A \leftarrow A \land (saddr)$	×		
		A, laddr16	3	8	9	$A \leftarrow A \land (addr16)$	×		+
		A, [HL]	1	4	5	$A \leftarrow A \land (HL)$	×		+
		A, [HL+byte]	2	8	9	$A \leftarrow A \land (HL+byte)$	×		+
		A, [HL+B]	2	8	9	$A \leftarrow A \land (HL+B)$			+
							×	-	+
		A, [HL+C]	2	8	9	$A \leftarrow A \land (HL+C)$	×	1	1

When an area except the interna
 Only when rp = BC, DE or HL
 Except "r = A"

Special Function Register (SFR) List (1/4)

Port register 0

F00H

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).
 2. This clock cycle applies to the internal ROM program.

R/W

Development Tools (4/5)

Operation List (4/6)

saddr, #byte

A, saddr A, !addr16

A, [A, [AL] A, [HL] A, [HL+byte A, [HL+B] A, [HL+C] A #byte

A, #byte

saddr, #byte A, r ^{Note 3}

r, A A, saddr A, !addr16 A, [HL] A, [HL+byte] A, [HL+B] A, [HL+C] A, [HL+C]

A, #byte saddr, #byte A, r ^{Note 3}

A, saddr

A, laddr16

A, !80010 A, [HL] A, [HL+byte] A, [HL+B] A, [HL+C] AX, #word AX, #word X

nstructi

16-bit operatio

Multiply/ divide

Incremen

After Reset

00H

1 Bit 8 Bits 16 Bits

MULU

DEC

DECW ROR A, 1

ROL

ROLC ROR4

IVUW

rp

A, 1

A, 1 A, 1 [HL]

ROL4 [HL]

(3) Flash Memory Write Tools (2/3) <2> Flash memory programmer PG-FP5, FL-PR5, PG-FP4, FL-PR4, PG-FPL3, FP-LITE3 (1/2) Flash Memory Write Adapter Flash Memory Programmer FA-44GB-8ES-A, FA-78F0515GB-UES-MX 44-pin plastic LQFP (10x10) Flash memory programmer PG-FP5, FL-PR5, PG-FP4, FL-PR4 FA-78F0515GA-8EU-MX 48-pin plastic LQFP (fine pitch) (7x7) Simple flash memory programmer PG-FPL3 Note, FP-LITE3 Note Phase-out Remarks 1. FL-PR5, FL-PR4, FP-LITE3, FA-44GC-8BS-A, FA-78F0515GB-UES-MX, and FA-78F0515GA-8EU-MX are products of Naito Densei Machida Mg. Co., Ltd. TEL: +81-42-750-4172 Naito Densei Machida Mg. Co., Ltd. Use the latest version of the flash memory programming adapter. Wiring example in 3-wire serial I/O (CSI10) mode (For the 48-pin products) Wiring example in UART (UART6) Mode (For the 48-pin products) Q HI-O 48 47 46 45 44 43 42 41 40 39 38 Note Q r⊪Q 48 47 46 45 44 43 42 41 40 39 38 0 0 12 13 14 15 16 17 18 19 20 21 22 23 24 GND I3 14 15 16 17 18 19 20 21 22 23 24 GND O SI SO SCK CLK /RESET FLMD 000000 Note The above figure illustrates an example of wiring when using the clock output from the PG-FP5, FL-PR5, PG-FP4 or FL-PR4. When using the clock output from the PG-FPL3 or FP-LITE3, connect CLK to X1/P121 (pin 45), and connect its inverted signal to X2/EXCLK/P122 (pin 44). Target cable outline of PG-FP5, FL-PR5, PG-FP4, FL-PR4 _____. Type A (For both single-and two-power-su flash memories) HD-SUB 15 (male) Notes 1. The target cable of PG-FP5 and FL-PR5 is not equipped with Type B. Type B is not used to connect with 78K0/KC2 because 78K0/KC2 incorporates the single-power-supply flash memory.

Operatio

Note 1 Note 2

4

2 4

2 4 3 6

4

2 4 3 8

2 16

2 25

1 2 1 2

 Notes 1.
 When the internal high-speed RAM area is accessed or for an instruction with no data access

 2.
 When an area except the internal high-speed RAM area is accessed

 3.
 Except "r = A"

4

 $r \leftarrow r \lor A$

9 A ← A ∨ (addr16)

 $A \leftarrow A \lor (HL)$ $A \leftarrow A \lor (HL)$

5 $A \leftarrow A \lor$ (sade

 $\begin{array}{c|c} 9 & A \leftarrow A \lor (\mathsf{HL+B}) \\ \hline 9 & A \leftarrow A \lor (\mathsf{HL+C}) \\ \end{array}$

 $A \leftarrow A \nabla$

5 $A \leftarrow A \forall (HL)$

A – byte 8 (saddr) – byte

– A –

5 A – (saddr)

9 A – (addr16)

9 A – (HL+byte)

 $\begin{array}{c|c} & X = (hL+B) \\ \hline 9 & A = (HL+C) \\ \hline - & AX, CY \leftarrow AX + word \\ \hline - & AX, CY \leftarrow AX - word \\ \hline - & AX - word \\ \hline AX = A + X \\ \hline \end{array}$

AX (Quotient), C (Remainder) ← AX ÷ C

 $\begin{array}{c} - \quad rp \leftarrow rp - 1 \\ - \quad (CY, A_7 \leftarrow A_0, A_{m-1} \leftarrow A_m) \times 1 \text{ time} \end{array}$

– (CY, A₀ ← A₇, A_{m+1} ← A_m) × 1 time

 $\mathsf{AX} \gets \mathsf{A} \times \mathsf{X}$

9 A ← A マ (HL+byte

 $\begin{array}{c} - & r \leftarrow r \nabla A \\ \hline 5 & A \leftarrow A \nabla (saddr) \\ 9 & A \leftarrow A \nabla (saddr16) \\ \hline 5 & A \leftarrow A \nabla (saddr16) \\ \hline \end{array}$

 2
 4
 A ← A ♥ byte

 3
 6
 8
 (saddr) ← (saddr) ♥ by

 2
 8
 9
 A ← A ⊽ (HL+B)

 2
 8
 9
 A ← A ⊽ (HL+C)

 3
 6
 9
 A - (add)rft

 1
 4
 5
 A - (HL)

 2
 8
 9
 A - (HL)

 2
 8
 9
 A - (HL+by)

 2
 8
 9
 A - (HL+C)

 3
 6
 AX, CY \leftarrow ...

 3
 6
 AX, CY \leftarrow ...

 3
 6
 AX - word

 2
 16
 AX < wx</td>

Z AC CY

×

×

×

 Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).
 2. This clock cycle applies to the internal ROM program. Special Function Register (SFR) List (2/4)

Address	Special Function Register (SFR) Name	Symbol		R/W	Man	ipulatable Bi	t Unit	After
					1 Bit	8 Bits	16 Bits	Reset
FF2FH	A/D port configuration register	A	OPC	R/W	Å	Å	-	00H
FF30H	Pull-up resistor option register 0	PU0		R/W	Å	Å	-	00H
FF31H	Pull-up resistor option register 1	Р	J1	R/W	Å	Å	-	00H
FF33H	Pull-up resistor option register 3	Р	J3	R/W	V	V	-	00H
FF34H	Pull-up resistor option register 4	Р	J4	R/W	V	1	-	00H
FF37H	Pull-up resistor option register 7	Р	J7	R/W	1	1	-	00H
FF3CH	Pull-up resistor option register 12	Р	J12	R/W	~	~	-	00H
FF3EH	Pull-up resistor option register 14Note1	Р	J14	R/W	~	~	-	00H
FF40H	Clock output selection register ^{Note1}	С	ks	R/W	~	Å	-	00H
FF41H	8-bit timer compare register 51	С	R51	R/W	-	1	-	00H
FF43H	8-bit timer mode control register 51	т	4C51	R/W	~	~	-	00H
FF48H	External interrupt rising edge enable register	E	GP	R/W	1	1	-	00H
FF49H	External interrupt falling edge enable register	E	ЗN	R/W	~	~	-	00H
FF4FH	Input switch control register	IS	с	R/W	1	1	-	00H
FF50H	Asynchronous serial interface operation mode register 6	A	SIM6	R/W	~	~	-	01H
FF53H	Asynchronous serial interface reception error status register 6	ASIS6		R	-	V	-	00H
FF55H	Asynchronous serial interface transmission status register 6	ASIF6		R	-	V	-	00H
FF56H	Clock selection register 6	CKSR6		R/W	-	V	-	00H
FF57H	Baud rate generator control register 6	BRGC6		R/W	-	V	-	FFH
FF58H	Asynchronous serial interface control register 6	A	SICL6	R/W	V	V	-	16H
FF60H	Remainder data register 0 ^{Note2}	s	SDR0L	R	-	1	√	00H
FF61H		D R 0	SDR0H		-	V		00H
FF62H	Multiplication/division data register A0Note2	M	MDA0LL	R/W	-	V	~	00H
FF63H		A O L	MDA0LH	R/W	-	V		00H
FF64H		м	MDA0HL	R/W	-	~	~	00H
FF65H		D A O H	MDA0HH	R/W	-	V	1	00H
FF66H	Multiplication/division data register B0 ^{Note2}	M	MDB0L	R/W	-	~	1	00H
FF67H		В 0	MDB0H	R/W	-	~		00H
FF68H	Multiplier/divider control register 0Note2	DI	AUC0	R/W	~	~	-	00H
FF69H	8-bit timer H mode register 0	τı	IHMD0	R/W	~	~	-	00H
FF6AH	Timer clock selection register 50	т	CL50	R/W	4	4	-	00H
FF6BH	8-bit timer mode control register 50	TN	IC50	R/W	1	1	-	00H

Operation List (6/6)

Flag Z AC CY

Except "r = A"

16-bit data transfer MOVW

Instruction	Mnemonic	Mnemonic Operands Bytes Clocks		cks	Operation	Flag			
Group				Note 1	Note 2		Z	AC	CY
Call/return	RET		1	6	-	$PCH \leftarrow (SP+1), PCL \leftarrow (SP), SP \leftarrow SP+2$			
	RETI		1	6	-	$\begin{array}{l} PCH \leftarrow (SP+1), PCL \leftarrow (SP), PSW \leftarrow \\ (SP+2), SP \leftarrow SP+3 \end{array}$	R	R	R
	RETB		1	6	-	$PCH \leftarrow (SP+1), PCL \leftarrow (SP), PSW \leftarrow (SP+2), SP \leftarrow SP+3$	R	R	R

When the internal high-speed RAM area is accessed or for an instruction with no data access. When an area except the internal high-speed RAM area is accessed $\mathsf{Excent}^* = \mathsf{A}^*$ Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC). This clock cycle applies to the internal ROM program.

adjustment	100011		-			Addition			
	ADJBS		2	4	-	Decimal Adjust Accumulator after Subtract	×	×	×
Bit	MOV1	CY, saddr.bit	3	6	7	CY ← (saddr.bit)			×
nanipulate		CY, sfr.bit	3	-	7	CY ← sfr.bit			×
		CY, A.bit	2	4	-	CY ← A.bit			×
		CY, PSW.bit	3	-	7	CY ← PSW.bit			×
		CY, [HL].bit	2	6	7	CY ← (HL).bit			×
		saddr.bit, CY	3	6	8	(saddr.bit) ← CY			
		sfr.bit, CY	3	-	8	sfr.bit ← CY			
		A.bit, CY	2	4	-	A.bit ← CY			
		PSW.bit, CY	3	-	8	$PSW.bit \gets CY$	×	×	
		[HL]. bit, CY	2	6	8	(HL).bit ← CY			
	AND1	CY, saddr.bit	3	6	7	CY ← CY ∧ (saddr.bit)			×
		CY, sfr.bit	3	-	7	$CY \leftarrow CY \land sfr.bit$			×
		CY, A.bit	2	4	-	$CY \leftarrow CY \land A.bit$			×
		CY, PSW.bit	3	-	7	CY ← CY ∧ PSW.bit			×
		CY, [HL].bit	2	6	7	$CY \leftarrow CY \land (HL).bit$			×
	OR1	CY, saddr.bit	3	6	7	$CY \leftarrow CY \lor (saddr.bit)$			×
	UKI	CY, sfr.bit	3		7	. ,			
				-		CY ← CY ∨ sfr.bit			×
		CY, A.bit	2	4	-	CY ← CY ∨ A.bit			×
		CY, PSW.bit	3	-	7	CY ← CY ∨ PSW.bit			×
XOR1		CY, [HL].bit	2	6	7	$CY \leftarrow CY \lor (HL).bit$			×
	XOR1	CY, saddr.bit	3	6	7	CY ← CY → (saddr.bit)			×
		CY, sfr.bit	3	-	7	CY ← CY → sfr.bit			×
		CY, A.bit	2	4	-	$CY \leftarrow CY + A.bit$			×
		CY, PSW.bit	3	-	7	$CY \leftarrow CY \rightarrow PSW.bit$			×
		CY, [HL].bit	2	6	7	CY ← CY → (HL).bit			×
	SET1	saddr.bit	2	4	6	(saddr.bit) ← 1			
		sfr.bit	3	-	8	sfr.bit ← 1			
		A.bit	2	4	_	A.bit ← 1			
		PSW.bit	2	-	6	PSW.bit ← 1	×	×	×
		[HL].bit	2	6	8	(HL).bit ← 1	^		^
	CLR1	saddr.bit	2	4	6	$(nL).01 \leftarrow 1$ (saddr.bit) $\leftarrow 0$			
	OLKI	sfr.bit	3		8	. ,			
						sfr.bit ← 0			
		A.bit	2	4	-	A.bit ← 0			
		PSW.bit	2	-	6	PSW.bit ← 0	×	×	×
		[HL].bit	2	6	8	(HL).bit ← 0			
	SET1	CY	1	2	-	CY ← 1			1
	CLR1	CY	1	2	-	$CY \leftarrow 0$			0
	NOT1	CY	1	2	-	$CY \leftarrow \overline{CY}$			×
all/return	CALL	!addr16	3	7	-	$\begin{array}{l} (SP-1) \leftarrow (PC+3) \text{H}, (SP-2) \leftarrow \\ (PC+3) \text{L}, PC \leftarrow addr16, SP \leftarrow SP-2 \end{array}$			
	CALLF	!addr11	2	5	-	$\begin{array}{l} (SP-1) \leftarrow (PC+2) \text{H}, \ (SP-2) \leftarrow \\ (PC+2) \text{L}, \ PC ^{15-11} \leftarrow 00001, \\ PC ^{10.0} \leftarrow addr 11, \ SP \leftarrow SP - 2 \end{array}$			
	CALLT	[addr5]	1	6	-	$\begin{array}{l} (SP-1) \leftarrow (PC+1) \text{H}, \ (SP-2) \leftarrow (PC+1) \text{L}, \\ PC\text{H} \leftarrow (addr5+1), \ PC\text{L} \leftarrow (addr5), \\ SP \leftarrow SP-2 \end{array}$			
	BRK		1	6	-	$\begin{array}{l} (SP-1) \leftarrow PSW, (SP-2) \leftarrow (PC+1)H, \\ (SP-3) \leftarrow (PC+1)L, PCH \leftarrow (003FH), \\ PCL \leftarrow (003EH), SP \leftarrow SP-3, IE \leftarrow 0 \end{array}$			

Notes 1. When the internal high-speed RAM area is accessed or for an instruction with no data access 2. When an area except the internal high-speed RAM area is accessed

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).
 2. This clock cycle applies to the internal ROM program.

Special Function Register (SFR) List (3/4)

Address	Special Function Register (SFR) Name	Symbol	R/W	Man	ipulatable Bit	t Unit	After Reset 00H 0FH 00H 00H
				1 Bit	8 Bits	16 Bits	
FF6CH	8-bit timer H mode register 1	TMHMD1	R/W	~	V	-	00H
FF6DH	8-bit timer H carrier control register 1	TMCYC1	R/W	1	V	-	00H
FF6EH	Key return mode register	KRM	R/W	V	1	-	00H
FF6FH	Watch timer operation mode register	WTM	R/W	~	V	-	00H
FF70H	Asynchronous serial interface operation mode register 0	ASIM0	R/W	V	V	-	01H
FF71H	Baud rate generator control register 0	BRGC0	R/W	-	~	-	1FH
FF72H	Receive buffer register 0	RXB0	R	-	~	-	FFH
FF73H	Asynchronous serial interface reception error status register 0	ASIS0	R	-	V	-	00H
FF74H	Transmit shift register 0	TXS0	w	-	V	-	FFH
FF80H	Serial operation mode register 10	CSIM10	R/W	~	~	-	00H
FF81H	Serial clock selection register 10	CSIC10	R/W	~	~	-	00H
FF84H	Transmit buffer register 10	SOTB10	R/W	-	1	-	00H
FF8CH	Timer clock selection register 51	TCL51	R/W	~	V	-	00H
FF99H	Watchdog timer enable register	WDTE	R/W	-	V	-	
FF9FH	Clock operation mode select register	OSCCTL	R/W	~	V	-	00H
FFA0H	Internal oscillation mode register	RCM	R/W	~	V	-	80H ^{No}
FFA1H	Main clock mode register	MCM	R/W	1	1	-	00H
FFA2H	Main OSC control register	MOC	R/W	1	V	-	80H
FFA3H	Oscillation stabilization time counter status register	OSTC	R	V	V	-	00H
FFA4H	Oscillation stabilization time select register	OSTS	R/W	-	V	-	05H
FFA5H	IIC shift register 0	IIC0	R/W	-	1	-	00H
FFA6H	IIC control register 0	IICC0	R/W	1	V	-	00H
FFA7H	Slave address register 0	SVA0	R/W	-	1	-	00H
FFA8H	IIC clock selection register 0	IICCL0	R/W	1	V	-	00H
FFA9H	IIC function expansion register 0	IICX0	R/W	1	1	-	00H
FFAAH	IIC status register 0	IICS0	R	V	V	-	00H
FFABH	IIC flag register 0	IICF0	R/W	1	1	-	00H
FFACH	Reset control flag register	RESF	R	-	V	-	00H ^{No}
FFBAH	16-bit timer mode control register 00	TMC00	R/W	V	~	-	00H
FFBBH	Prescaler mode register 00	PRM00	R/W	1	~	-	00H
FFBCH	Capture/compare control register 00	CRC00	R/W	1	1	-	00H
FFBDH	16-bit timer output control register 00	TOC00	R/W	V	~	-	00H
FFBEH	Low-voltage detection register	LVIM	R/W	V	V	-	00H ^{No}
FFBFH	Low-voltage detection level selection register	LVIS	R/W	1	1	-	00H ^{No}

Notes 1. The reset value of WDTE is determined by setting of option byte.

The value of this register is 00H immediately after a reset release but automatically changes to 80H after oscillation accuracy stabilization of high-speed internal oscillator has been waited.
 The reset values of RESF, LVIM, and LVIS vary depending on the reset source.

						$(SP+2), SP \leftarrow SP+3$			
Stack	PUSH	PSW	1	2	-	$(SP - 1) \leftarrow PSW, SP \leftarrow SP - 1$			
manipulate		rp	1	4	-	$(SP - 1) \leftarrow rpH, (SP - 2) \leftarrow rpL, SP \leftarrow SP - 2$			
	POP	PSW	1	2	-	$PSW \leftarrow (SP), SP \leftarrow SP+1$	R	R	R
		rp	1	4	-	$rpH \leftarrow (SP - 1), rpL \leftarrow (SP), SP \leftarrow SP+2$			
	MOVW	SP, #word	4	-	10	SP ← word			
		SP, AX	2	-	8	$SP \leftarrow AX$			
		AX, SP	2	-	8	$AX \gets SP$			
Jnconditional branch	BR	laddr16	3	6	-	PC ← addr16			
Jianun		\$addr16	2	6	-	PC ← PC + 2 + jdisp8			
		AX	2	8	-	$PCH \leftarrow A, PCL \leftarrow X$			
Conditional	BC	\$addr16	2	6	-	PC ← PC + 2 + jdisp8 if CY = 1			
oranch	BNC	\$addr16	2	6	-	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 0$			
	BZ	\$addr16	2	6	-	$PC \leftarrow PC + 2 + jdisp8$ if Z = 1			
	BNZ	\$addr16	2	6	-	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$			
	BT	saddr.bit, \$addr16	3	8	9	PC ← PC + 3 + jdisp8 if (saddr.bit) = 1			
_		sfr.bit, \$addr16	4	-	11	PC ← PC + 4 + jdisp8 if sfr.bit = 1			
		A.bit, \$addr16	3	8	-	PC ← PC + 3 + jdisp8 if A.bit = 1			
		PSW.bit, \$addr16	3	-	9	PC ← PC + 3 + jdisp8 if PSW.bit = 1			
		[HL].bit, \$addr16	3	10	11	PC ← PC + 3 + jdisp8 if (HL).bit = 1			
	BF	saddr.bit, \$addr16	4	10	11	PC ← PC + 4 + jdisp8 if (saddr.bit) = 0			
		sfr.bit, \$addr16	4	-	11	PC ← PC + 4 + jdisp8 if sfr.bit = 0			
		A.bit, \$addr16	3	8	-	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 0			
		PSW.bit, \$addr16	4	-	11	$PC \leftarrow PC + 4 + jdisp8$ if PSW.bit = 0			
		[HL].bit, \$addr16	3	10	11	$PC \leftarrow PC + 3 + jdisp8$ if (HL).bit = 0			
	BTCLR	saddr.bit, \$addr16	4	10	12	PC ← PC + 4 + jdisp8 if (saddr.bit) = 1 then reset (saddr.bit)			
		sfr.bit, \$addr16	4	-	12	PC ← PC + 4 + jdisp8 if sfr.bit = 1 then reset sfr.bit			
		A.bit, \$addr16	3	8	-	PC ← PC + 3 + jdisp8 if A.bit = 1 then reset A.bit			
		PSW.bit, \$addr16	4	-	12	PC ← PC + 4 + jdisp8 if PSW.bit = 1 then reset PSW.bit	×	×	×
		[HL].bit, \$addr16	3	10	12	PC ← PC + 3 + jdisp8 if (HL).bit = 1 then reset (HL).bit			
	DBNZ	B, \$addr16	2	6	-	$B \leftarrow B - 1$, then PC \leftarrow PC + 2 + jdisp8 if B $\neq 0$			
		C, \$addr16	2	6	-	$C \leftarrow C - 1$, then $PC \leftarrow PC + 2 + jdisp8$ if $C \neq 0$			
		saddr, \$addr16	3	8	10	$(saddr) \leftarrow (saddr) - 1$, then PC \leftarrow PC + 3 + jdisp8 if $(saddr) \neq 0$			
CPU	SEL	RBn	2	4	-	RBS1, 0 ← n			
Jointi Ol	NOP		1	2	-	No Operation			
	EI		2	-	6	IE ← 1 (Enable Interrupt)			
	DI		2	-	8	IE ← 0 (Disable Interrupt)			
	HALT		2	6	-	Set HALT Mode			
S	STOP		2	6	-	Set STOP Mode			

Notes 1. When the internal high-speed RAM area is accessed or for an instruction with no data access 2. When an area except the internal high-speed RAM area is accessed

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fcru) selected by the processor clock control register (PCC).
 2. This clock cycle applies to the internal ROM program.

Special Function Register (SFR) List (4/4)

Address	Special Function Register (SFR) Name		nbol	R/W	Manipulatable Bit Unit			After
					1 Bit	8 Bits	16 Bits	Reset
FFE0H	Interrupt request flag register 0L	IF0	IF0 L	R/W	1	V	V	00H
FFE1H	Interrupt request flag register 0H		IF0 H	R/W	~	~		00H
FFE2H	Interrupt request flag register 1L	IF1	IF1 L	R/W	V	V	V	00H
FFE3H	Interrupt request flag register 1H	1	IF1 H	R/W	1	1	1	00H
FFE4H	Interrupt mask flag register 0L	МК 0	MK OL	R/W	1	V	V	FFH
FFE5H	Interrupt mask flag register 0H	1	MK OH	R/W	1	~	1	FFH
FFE6H	Interrupt mask flag register 1L	МК 1	MK 1L	R/W	1	V	V	FFH
FFE7H	Interrupt mask flag register 1H	1	MK 1H	R/W	1	~	1	FFH
FFE8H	Priority specification flag register 0L	PR 0	PR 0L	R/W	~	~	V	FFH
FFE9H	Priority specification flag register 0H	1	PR 0H	R/W	1	~	1	FFH
FFEAH	Priority specification flag register 1L	PR 1	PR 1L	R/W	1	V	V	FFH
FFEBH	Priority specification flag register 1H	1	PR 1H	R/W	1	V	1	FFH
FFF0H	Internal memory size switching register Note1	IMS		R/W	-	~	-	CFH
FFF4H	Internal expansion RAM size switching register Note1	IXS		R/W	-	~	-	0CH
FFFBH	Processor clock control register	PCC		R/W	√	~	-	01H

Notes 1. Regardless of the internal memory capacity, the initial values of the internal memory size switching register (IMS) and internal expansion RAM size switching register (IXS) of all products in the 78/k0/NC2 are fixed (IMS = CFH, IXS = OCH). Therefore, set the value corresponding to each product as indicated below.

78K0/KC2	IMS	IXS	ROM Capacity	Internal High-Speed RAM Capacity	Internal Expansion RAM Capacity
μ PD78F0511A	04H	0CH	16 KB	768 bytes	-
μ PD78F0512A	C6H	1	24 KB	1 KB	
μ PD78F0513A, 78F0513DA ^{Note2}	C8H	1	32 KB		
μ PD78F0514A	ССН	0AH	48 KB		1 KB
μ PD78F0515A, 78F0515DANote2	CFH	08H	60 KB		2 KB

The ROM and RAM capacities of the products with the on-chip debug function can be debugged according to the debug target products. Set IMS and IXS according to the debug target products.

PC/AT is a trademark of International Business Machines Corporation

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

EEPROM is a trademark of NEC Electronics Corporation MINICUBE is a registered trademark of NEC Electronics Corporation in Japan and Germany or a trademark in the United States of America.

IECUBE is a registered trademark of NEC Electronics Corporation in Japan and Germany.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

FF01H	Port register 1		P1	R/W	~	1	-	00H
FF02H	Port register 2		P2	R/W	1	1	-	00H
FF03H	Port register 3		P3	R/W	~	1	-	00H
FF04H	Port register 4		P4	R/W	~	V	-	00H
FF06H	Port register 6	P6	R/W	1	1	-	00H	
FF07H	Port register 7		P7	R/W	~	1	-	00H
FF08H	10-bit A/D conversion result register		ADCR	R	-	-	1	0000H
FF09H	8-bit A/D c	onversion result register	ADCRH	R	-	1	-	00H
FF0AH	Receive buffer regist	er 6	RXB6	R	-	1	-	FFH
FF0BH	Transmit buffer register 6		TXB6	R/W	-	1	-	FFH
FF0CH	Port register 12		P12	R/W	~	1	-	00H
FF0DH	Port register 13 ^{Note}		P13	R/W	~	1	-	00H
FF0EH	Port register 14 ^{Note}		P14	R/W	1	1	-	00H
FF0FH	Serial I/O shift register 10		SIO10	R	-	1	-	00H
FF10H	16-bit timer counter 00		TM00	R	-	-	~	0000H
FF11H	1							
FF12H	16-bit timer capture/compare register 000		CR000	R/W	-	-	1	0000H
FF13H								
FF14H	16-bit timer capture/o	compare register 010	CR010	R/W	-	-	1	0000H
FF15H	1							
FF16H	8-bit timer counter 50		TM50	R	-	1	-	00H
FF17H	8-bit timer compare register 50		CR50	R/W	-	1	-	00H
FF18H	8-bit timer H compare register 00		CMP00	R/W	-	1	-	00H
FF19H	8-bit timer H compar	e register 10	CMP10	R/W	-	1	-	00H
FF1AH	8-bit timer H company	e register 01	CMP01	R/W	-	1	-	00H
FF1BH	8-bit timer H company	e register 11	CMP11	R/W	-	V	-	00H
FF1FH	8-bit timer counter 5	1	TM51	R	-	1	-	00H
FF20H	Port mode register 0		PM0	R/W	~	V	-	FFH
FF21H	Port mode register 1		PM1	R/W	1	1	-	FFH
FF22H	Port mode register 2		PM2	R/W	~	1	-	FFH
FF23H	Port mode register 3		PM3	R/W	1	1	-	FFH
FF24H	Port mode register 4		PM4	R/W	1	1	-	FFH
FF26H	Port mode register 6		PM6	R/W	~	1	-	FFH
FF27H	Port mode register 7		PM7	R/W	1	1	-	FFH
FF28H	A/D converter mode	register	ADM	R/W	~	1	-	00H
FF29H	Analog input channe	l specification register	ADS	R/W	~	1	-	00H
FF2CH	Port mode register 1	2	PM12	R/W	~	1	-	FFH
FF2EH	Port mode register 1	⊿ Note	PM14	R/W	1	1		FFH

Notes 1. Available only in the 48-pin products. 2. Available only in the μ PD78F0514A, 78F0515A, 78F0515DA.

This document is a reference.

The information in this document is current as of July, 2007. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics asless representative for availability and additional information. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document. NEC Electronics does not assume any liability for inforgement of natests contribute or the intellectual.

NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual properly rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of the customers and the design of a customer's equipment shall be done under the full responsibility of the customers. NEC Electronics assumes no responsibility for any losses insured by customers or third parties arising from the use of these circuits, software and information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of the set customers. NEC Electronics assumes no responsibility for any losses insured by customers or third parties arising from the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from thetects in NEC Electronics and subtrate features.
NEC Electronics, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific". NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual

*Specific' "Specific' quality grade applies only to NEC Electronics products developed based on a customer-designated 'quality assurance program' for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application. 'Standard': Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment end industrial indust.

- and visual equipment, nome electronic appliances, macrine tools, personal electronic equipment and industrial robots. *Special': Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support). *Specific*: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to letermine NEC Electronics' willingness to support a given application

(Note) (1) *NEC Electronics' as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries. (2) *NEC Electronics products' means any product developed or manufactured by or for NEC Electronics (as defined above).

For further information, please contact: NEC Electronics Corporat 1753, Shimonumabe, Nak Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111 http://www.necel.com/

[America]

[Asia & Oceania] [Europe] NEC Electronics America, Inc. 2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A. Tel: 408-588-6000 800-366-9782 http://www.am.necel.com/ NEC Electronics (Europe) GmbH Arcadiastrasse 10 40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/

Stuttgart Office Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

NEC Electronics (China) Co., Ltd 7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: 010-8255-1155 http://www.cn.necel.com/

Shanghai Branch Room 2509-2510, Bank of China Tower, 200 Vincheng Road Central, Pudong New Area, Shanghai, P.R.China P.C.200120 Tet 021-5889-5400 http://www.cn.necel.com/ Hanover Office Podbielskistrasse 166 B 30177 Hannover Tel: 0 511 33 40 2-0 Munich Office Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

Shenzhen Branch Unit 01, 39/F, Excellence Times Square Building, No. 4068 YI Tian Road, Futian District, Shenzhen, PR.China PC-518048 Tel:0755-8222: 9800 http://www.cn.necel.com/

United Kingdom Branch Cygnus House, Sunrise Parku Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133 NEC Electronics Hong Kong Ltd. Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 133 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tei 2886-9318 http://www.hk.necel.com/

Succursale Française 9, rue Paul Dautier, B.P. 52 78142 Velizy-Villacoublay Cédex France Tel: 01-3067-5800 NEC Electronics Taiwan Ltd. 7F, No. 363 Fu Shing North Road Taipel, Taiwan, R. O. C. Tel: 02-8175-9600 http://www.tw.necel.com/

Sucursal en España Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787 NEC Electronics Singapore Pte. Ltd. 238A Thomson Road, #12.08 Newson Square

Tyskland Filial Singa	pore 307684
Täby Centrum Tel: 6	253-8311
Entrance S (7th floor) http://	/www.sg.necel.com/
18322 Täby, Sweden	
Tel: 08 638 72 00 NEC	Electronics Korea Ltd.
Via Fabio Filzi, 25/A Yeoks 20124 Milano, Italy Seou	Samik Lavied'or Bldg., 720-2, sam-Dong, Kangnam-Ku, I, 135-080, Korea

Filiale Italiana Via Fabio Filzi, 25/A 20124 Milano, Italy Tel: 02-667541 Seoul, 135-080, Korea Tel: 02-558-3737 Branch The Netherlands Steijgerweg 6 5616 HS Eindhoven The Netherlands Tel: 040 265 40 10