

R9A06G062GNP Sub-GHz Transceiver

User's Manual: Hardware

RF Transceiver

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Rev.1.20 Apr 2023

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>.

(Rev.5.0-1 October 2020)

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power is supplied until the power reaches the level at which reseting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a systemevaluation test for the given product.

CONTENTS

Section	1 Overview	1
1.1	Features	1
1.2	Applications	3
1.3	Block Diagram	3
1.4	Diagram of the Package and Pin Layout	5
1.5	Pin Functions	6
1.6	Ordering Information	7
Section	2 Pin Functions	8
2.1	Pin Functions	8
	2.1.1 Digital Pins	8
	2.1.2 Analog Pins	9
	2.1.3 Power Supply Pins	9
2.2	Handling of Unused Pins	10
Section	3 Baseband Section	11
3.1	Block Diagram of the Baseband Section	12
3.2	Configuration of Frames	
•	3.2.1 Configuration of frames for transmission	
	3.2.2 Configuration of a PHR	
3.3	Baseband Interrupts	18
3.4	Registers for Controlling the Baseband Section	22
	3.4.1 RF start register (BBRFCON)	28
	3.4.2 Transmission and reception reset register (BBTXRXRST)	
	3.4.3 Transmission and reception mode register 0 (BBTXRXMODE0)	31
	3.4.4 Transmission and reception mode register 1 (BBTXRXMODE1)	
	3.4.5 RXIDLE mode register (BBRXIDLE)	35
	3.4.6 High-speed reception switching mode register (BBRXMODE)	
	3.4.7 Enhanced ACK mode register (BBEACKMODE)	
	3.4.8 Transmission and reception status register 0 (BBTXRXST0)	
	3.4.9 Transmission and reception mode register 2 (BBTXRXMODE2)	40
	3.4.10 Transmission and reception mode register 3 (BBTXRXMODE3)	42
	3.4.11 Transmission and reception status register 1 (BBTXRXST1)	44
	3.4.12 Transmission and reception control register (BBTXRXCON)	45
	3.4.13 CSMA control register 0 (BBCSMACON0)	

Transmission and reception status register 2 (BBTXRXST2)	48
Transmission and reception mode register 4 (BBTXRXMODE4)	49
CSMA control register 1 (BBCSMACON1)	50
CSMA control register 2 (BBCSMACON2)	51
PAN identifier register 0 (BBPANID0)	52
Short address register 0 (BBSHORTAD0)	52
Extended address registers 0 (BBEXTENDAD00 to BBEXTENDAD03)	53
Timer read registers 0 and 1 (BBTIMEREAD0 and BBTIMEREAD1)	55
Timer comparison registers 0 and 1 (BBTCOMP0REG0 to BBTCOMP2REG0 and	
BBTCOMP0REG1 to BBTCOMP2REG1)	56
Timestamp registers 0 and 1 (BBTSTAMP0 and BBTSTAMP1)	58
Timer control register (BBTIMECON)	59
Backoff period register (BBBOFFPROD)	61
Timing parameter data rate setting register (BBPARAMRATE)	62
Extended data rate setting register (BBEXTRATE)	63
CSMA control register 3 (BBCSMACON3)	64
Calibration register (BBCAL)	64
ACK reply time setting register (ACKRTNTIM)	65
Automatic switching to reception comparison register (AUTORCVCNT)	66
Backoff cycle register (BOFFPERIOD)	67
CSMA-CA end count register (CSMAENDCOUNT)	67
CSMA-CA start count register (CSMASTACOUNT)	68
Communication status register 1 (COMSTATE1)	69
Communication status register 2 (COMSTATE2)	70
Evaluation control register (BBEVAREG)	71
Backoff period register 2 (BBBOFFPROD2)	72
Communication status register 3 (COMSTATE3)	72
ACK reception wait time setting register (ACKRCVWIT)	73
Retransmission start comparison register (RETRNWUP)	73
Received frame length register (BBRXFLEN)	74
Received data counter register (BBRXCOUNT)	74
Transmitted frame length register (BBTXFLEN)	75
Frequency setting register (BBFREQ)	76
IF frequency setting register (BBIFSET)	77
IF frequency offset setting register 0 (BBIFOFST0)	78
IF frequency offset setting register 1 (BBIFOFST1)	79
SX shift frequency setting register (BBSXSFTFREQ)	80
CCA time register (CCATIME)	81
Transmitted data counter register (BBTXCOUNT)	82
External device control register 0 (BBEXTCON0)	83
	Transmission and reception mode register 4 (BBTXRXMODE4) CSMA control register 1 (BBCSMACON1) CSMA control register 2 (BBCSMACON2) PAN identifier register 0 (BBSHORTAD0) Short address registers 0 (BBSHORTAD0) Extended address registers 0 (BBSTENDAD00 to BBEXTENDAD03) Timer read registers 0 and 1 (BBTIMEREAD0 and BBTIMEREAD1) Timer comparison registers 0 and 1 (BBTCOMP0REG0 to BBTCOMP2REG0 and BBTCOMP0REG1 to BBTCOMP2REG1) Timestamp registers 0 and 1 (BBTSTAMP0 and BBTSTAMP1) Timer control register (BBTIMECON) Backoff period register (BBTMECON) Backoff period register (BBGTRPOD) Timing parameter data rate setting register (BBPARAMRATE) Extended data rate setting register (BBEXTRATE) CSMA control register (BBCAL) ACK reply time setting register (ACKRTNTIM) Automatic switching to reception comparison register (AUTORCVCNT) Backoff cycle register (BOFFPERIOD) CSMA-CA end count register (CSMAENDCOUNT) CSMA-CA start count register (CSMASTACOUNT) Communication status register (CSMASTACOUNT) Communication status register (CSMASTACOUNT) Communication status register 2 (COMSTATE1) Communication status register 2 (COMSTATE2) Evaluation control register 2 (BBBOFFPROD2) Communication status register 3 (COMSTATE3) ACK reception wait time setting register (ACKRTNTIM) ACK reception wait time setting register (ACKRTNTIM) ACK reception wait time setting register (ACKRTNTIM) Received data counter register (BBTXFLEN) Frequency setting register 2 (BBBOFFPROD2) Transmitted frame length register 3 (BOMSTATE3) ACK reception wait time setting register (BETXFLEN) Frequency setting register (BBTXFLEN) Frequency setting register (BBTXFLEN) Frequency setting register (BBTXFLEN) Frequency offset setting

3.4.53	External device control register 1 (BBEXTCON1)	85
3.4.54	CTX set timing register (BBCTXSET)	86
3.4.55	CTX clear timing register (BBCTXCLR)	86
3.4.56	CPS set timing register (BBCPSSET)	87
3.4.57	CPS clear timing register (BBCPSCLR)	87
3.4.58	CSD set timing register (BBCSDSET)	88
3.4.59	CSD clear timing register (BBCSDCLR)	88
3.4.60	Number-of-received-byte interrupt comparison register (BBRCVINTCOMP)	89
3.4.61	Backoff period total number register (BBBOPTOTAL)	90
3.4.62	CCA total number register (BBCCATOTAL)	90
3.4.63	Address filter extension address control register (BBADFCON)	91
3.4.64	PAN identifier register 1 (BBPANID1)	93
3.4.65	Short address register 1 (BBSHORTAD1)	93
3.4.66	Extended address registers 1 (BBEXTENDAD10 to BBEXTENDAD13)	94
3.4.67	Reception timeout register (BBTIMEOUT)	96
3.4.68	INTOUT mode register (BBINTOUTMODE)	97
3.4.69	INTOUT0 interrupt source register 0 (BBINT0REQ0)	99
3.4.70	INTOUT0 interrupt source register 1 (BBINT0REQ1)	101
3.4.71	INTOUT0 interrupt source register 2 (BBINT0REQ2)	103
3.4.72	INTOUT0 interrupt source register 3 (BBINT0REQ3)	105
3.4.73	INTOUT0 interrupt source register 4 (BBINT0REQ4)	107
3.4.74	INTOUT0 interrupt source register 5 (BBINT0REQ5)	109
3.4.75	INTOUT0 interrupt source register 6 (BBINT0REQ6)	111
3.4.76	INTOUT0 interrupt source register 7 (BBINT0REQ7)	113
3.4.77	INTOUT0 interrupt enable register 0 (BBINT0EN0)	115
3.4.78	INTOUT0 interrupt enable register 1 (BBINT0EN1)	117
3.4.79	INTOUT0 interrupt enable register 2 (BBINT0EN2)	119
3.4.80	INTOUT0 interrupt enable register 3 (BBINT0EN3)	121
3.4.81	INTOUT0 interrupt enable register 4 (BBINT0EN4)	122
3.4.82	INTOUT0 interrupt enable register 5 (BBINT0EN5)	124
3.4.83	INTOUT0 interrupt enable register 6 (BBINT0EN6)	126
3.4.84	INTOUT0 interrupt enable register 7 (BBINT0EN7)	128
3.4.85	INTOUT0 interrupt source enable register 0 (BBINT0REQEN0)	130
3.4.86	INTOUT0 interrupt source enable register 1 (BBINT0REQEN1)	132
3.4.87	INTOUT0 interrupt source enable register 2 (BBINT0REQEN2)	134
3.4.88	INTOUT0 interrupt source enable register 3 (BBINT0REQEN3)	136
3.4.89	INTOUT0 interrupt source enable register 4 (BBINT0REQEN4)	138
3.4.90	INTOUT0 interrupt source enable register 5 (BBINT0REQEN5)	140
3.4.91	INTOUT0 interrupt source enable register 6 (BBINT0REQEN6)	142
3.4.92	INTOUT0 interrupt source enable register 7 (BBINT0REQEN7)	144

3.4.93	Number-of-transmitted-byte interrupt comparison register (BBTRNINTCOMP)	146
3.4.94	CCA mode register (BBCCAMODE)	147
3.4.95	Receive mode register (BBRCVMODE)	149
3.4.96	Frame cancellation minimum length register (BBFLCNCLMIN)	150
3.4.97	Frame cancellation maximum length register (BBFLCNCLMAX)	151
3.4.98	Number-of-byte interrupt mode register (BBBYTEINTMODE)	152
3.4.99	RSSI result register (BBRSSIRSLT)	153
3.4.100	RCPI result register (BBRCPIRSLT)	154
3.4.101	RSSI result 2 register (BBRSSIRSLT2)	155
3.4.102	RCPI result 2 register (BBRCPIRSLT2)	156
3.4.103	ED1 result register (BBED1RSLT)	157
3.4.104	ED2 result register (BBED2RSLT)	158
3.4.105	ED1 result 2 register (BBED1RSLT2)	159
3.4.106	ED2 result 2 register (BBED2RSLT2)	160
3.4.107	CCA clearance count register (BBCCACLRCOUNT)	161
3.4.108	CCA limit setting register (BBCCALIMIT)	162
3.4.109	Comparison 0 setting excess time registers (BBPASSTIME0 and BBPASSTIME1)	163
3.4.110	Frame synchronization power value read register (BBFSYNCPOWRD)	164
3.4.111	Frame synchronization power value 2 read register (BBFSYNCPOWRD2)	165
3.4.112	RSSI read register (BBRSSIRD)	166
3.4.113	RCPI read register (BBRCPIRD)	167
3.4.114	RSSI read 2 register (BBRSSIRD2)	168
3.4.115	RCPI read 2 register (BBRCPIRD2)	169
3.4.116	Transmission and reception method selection register (BBTRXSEL)	170
3.4.117	Reception method check register (BBRXMODEMONI)	171
3.4.118	Reception prohibition register (BBRXPROHIBIT)	172
3.4.119	Received frame counter control register (BBRCVCOUNTCNT)	173
3.4.120	Total reception counter (BBRCVCOUNT)	175
3.4.121	PHR error counter (BBPHRERRCOUNT)	176
3.4.122	Number-of-successful-receptions counter (BBRCVOKCOUNT)	177
3.4.123	Number-of-unsuccessful-receptions counter (BBRCVNGCOUNT)	178
3.4.124	Frame synchronization power value result register (BBFSYNCPOWRSLT)	179
3.4.125	Frame synchronization power value result 2 register (BBFSYNCPOWRSLT2)	180
3.4.126	CCA data rate control register (BBCCARATECON)	181
3.4.127	FSK control register 0 (BBFSKCON0)	183
3.4.128	FSK control register 1 (BBFSKCON1)	184
3.4.129	FSK control register 2 (BBFSKCON2)	186
3.4.130	FSKFEC control register (BBFSKFECCON)	187
3.4.131	Preamble length setting register (BBPAMBL)	189
3.4.132	Preamble setting register (BBPABL)	189

3.4.133	TXSFD setting register (BBTXSFD)	190
3.4.134	TXSFD setting register 2 (BBTXSFD2)	191
3.4.135	TXSFD setting register 3 (BBTXSFD3)	192
3.4.136	TXSFD setting register 4 (BBTXSFD4)	193
3.4.137	SHR control register (BBSHRCON)	194
3.4.138	RXSFD setting register (BBRXSFD)	195
3.4.139	RXSFD setting register 2 (BBRXSFD2)	196
3.4.140	RXSFD setting register 3 (BBRXSFD3)	197
3.4.141	RXSFD setting register 4 (BBRXSFD4)	198
3.4.142	Mode switch frame transmission register (BBTXMODESW)	199
3.4.143	Mode switch frame reception register (BBRXMODESW)	200
3.4.144	Mode switch status register (BBMSSTATE)	201
3.4.145	Mode switch frame control register (BBMSCON)	202
3.4.146	FSKCCA level threshold setting register (BBFSKCCAVTH)	203
3.4.147	FSK reception level threshold setting register (BBFSKLVLVTH)	204
3.4.148	FSKPHR reception register (BBFSKPHRRX)	205
3.4.149	OFDM control register (BBOFDMCON)	206
3.4.150	OFDMPHR transmission register 0 (BBOFDMPHRTX0)	207
3.4.151	OFDMPHR transmission register 1 (BBOFDMPHRTX1)	208
3.4.152	OFDMPHRACK reply register 0 (BBOFDMPHRACK0)	209
3.4.153	OFDMPHRACK reply register 1 (BBOFDMPHRACK1)	210
3.4.154	OFDMPHR reception register 0 (BBOFDMPHRRX0)	211
3.4.155	OFDMPHR reception register 1 (BBOFDMPHRRX1)	212
3.4.156	OFDMPHR reception register 2 (BBOFDMPHRRX2)	213
3.4.157	OFDMCCA level threshold setting register (BBOFDMCCAVTH)	215
3.4.158	OFDM reception level threshold setting register (BBOFDMLVLVTH)	216
3.4.159	Port direction register 0 (GPIODIR0)	217
3.4.160	Port direction register 1 (GPIODIR1)	218
3.4.161	Port data register 0 (GPIODATA0)	219
3.4.162	Port data register 1 (GPIODATA1)	221
3.4.163	Port output driving capability switching register 0 (GPIODRV0)	222
3.4.164	Port output driving capability switching register 1 (GPIODRV1)	223
3.4.165	Pull-up/pull-down selection register 0 (PULLSEL0)	224
3.4.166	Pull-up/pull-down selection register 1 (PULLSEL1)	226
3.4.167	Pull-up/pull-down selection register 2 (PULLSEL2)	228
3.4.168	Pull-up/pull-down selection register 3 (PULLSEL3)	230
3.4.169	GPIO function selection register 0 (BBGPIOFUNCSEL0)	232
3.4.170	GPIO function selection register 1 (BBGPIOFUNCSEL1)	233
3.4.171	GPIO function selection register 2 (BBGPIOFUNCSEL2)	234
3.4.172	GPIO function selection register 3 (BBGPIOFUNCSEL3)	235

	3.4.173	GPIO function selection register 4 (BBGPIOFUNCSEL4)	236
	3.4.174	GPIO function selection register 5 (BBGPIOFUNCSEL5)	237
	3.4.175	GPIO function selection register 6 (BBGPIOFUNCSEL6)	238
	3.4.176	RX-state OSC setting register (BBRXOSC)	239
	3.4.177	NEWMODE transmission control register (BBNMTXCON)	240
	3.4.178	NEWMODE Transmission SX shift frequency setting register (BBNMTXSXSFTFREQ)	242
	3.4.179	NEWMODE transmission frequency setting register (BBNMTXFREQ)	243
	3.4.180	NEWMODE transmission FSK control register 0 (BBNMTXFSKCON0)	244
	3.4.181	NEWMODE transmission FSK control register 1 (BBNMTXFSKCON1)	245
	3.4.182	NEWMODE transmission FSK preamble length setting register (BBMSPAMBL)	247
	3.4.183	NEWMODE reception control register 0 (BBNMRXCON0)	248
	3.4.184	NEWMODE reception control register 1 (BBNMRXCON1)	249
	3.4.185	NEWMODE reception control register 2 (BBNMRXCON2)	250
	3.4.186	NEWMODE reception frequency setting register (BBNMRXBBFREQ)	252
	3.4.187	NEWMODE reception FSK control register 0 (BBNMRXFSKCON0)	253
	3.4.188	NEWMODE reception FSK control register 1 (BBNMRXFSKCON1)	254
	3.4.189	NEWMODE reception OFDM control register (BBNMRXOFDMCON)	256
	3.4.190	Version code read control register (VERCNT)	258
	3.4.191	Version registers (VERR0 to VERR7)	259
Section	4 Serial	Peripheral Interface (SPI)	261
4.1		lications Format	
		Address, R/W, and INCB Bits	
	4.1.2 E	Data Bits	262
Section	5 State	Transitions	264
5.1	Wakeup:	Transition from the SLEEP State to the IDLE State	266
	-	Vakeup 1: Transition from the SLEEP State to the STANDBY State	
		' Vakeup 2: Transition from the STANDBY State to the IDLE State	
5.2		peration: Transition from the IDLE State to the STANDBY State	
5.3		re after the Transition to the IDLE State	
5.4		aving Operation: Transition from the IDLE State to the SLEEP State	
5.5		ansitions	
		xample of Procedure for Transmission	
		xample of Procedure for Reception	
	5.5.3 E	xample of Procedure for CCA	273
	5.5.4 E	xample of CSMA-CA Procedure	274
	5.5.5 E	xample of Procedure for Calibration	274

Section	6 Examples of Settings for the Function	
6.1	Example of Setting the Transmission Output Power	
	6.1.1 Tx-FSK mode	275
	6.1.2 Tx-OFDM mode	276
6.2	Setting the RF Frequency for Transmission	
6.3	Setting the RF Frequency for Reception	
Section	7 Point to Note on Using the Baseband Section	
7.1	Note on Reading from Specified Registers	
Section	8 Connections of the Peripheral Circuits	
Section	9 Electrical Characteristics	
9.1	Absolute Maximum Ratings	
9.2	Recommended Operating Conditions	
9.3	Specifications of the Crystal Resonator	
9.4	DC Characteristics	
	9.4.1 Digital input/output pins	
9.5	AC Characteristics	
	9.5.1 Serial peripheral interface (SPI)	
9.6	Characteristics of the Power Supply Current	
9.7	Characteristics of the Transceiver Reception	
	9.7.1 Reception sensitivity for SUN FSK	
	9.7.2 Adjacent channel rejection ratio for SUN FSK	
	9.7.3 Alternate channel rejection ratio for SUN FSK	
	9.7.4 Characteristics of the SUN-FSK reception	
	9.7.5 Reception sensitivity for SUN OFDM	
	9.7.6 Adjacent channel rejection ratio for SUN OFDM	
	9.7.7 Alternate channel rejection ratio for SUN OFDM	
	9.7.8 Co-channel rejection ratio for SUN OFDM	
	9.7.9 Characteristics of the SUN-OFDM reception	
9.8	Characteristics of Transceiver Transmission	
	9.8.1 Characteristics of the SUN-FSK transmission	291
	9.8.2 Characteristics of the SUN-OFDM transmission	
9.9	Specifications of the Data Rate	
9.10	Compliant Standard	
Section	10 Package Drawings	294
	······································	

Appendix A	Revision History	295
A.1 M	ajor Revisions in This Edition	295



R9A06G062GNP Sub-GHz Transceiver

Section 1 Overview

1.1 Features

- This fully integrated radio transceiver covers 863 to 928 MHz, which includes the following bands:
 - European bands: 863 to 870, and 870 to 876 MHz
 - North American band: 902 to 928 MHz
 - Brazilian band: 902 to 907.5, and 915 to 928 MHz
 - Japanese band: 920 to 928 MHz
- Supported types of PHY layer
 - SUN FSK
 - Symbol rates: 10, 20, 50, 100, 150, 200 kbps
 - Forward error correction (FEC)
 - Modulation methods: 2FSK, GFSK
 - SUN OFDM
 - Option 1: 100, 200, 400, 800, 1200, 1600, 2400 kbps
 - Option 2: 50, 100, 200, 400, 600, 800, 1200 kbps
 - Option 3: 25, 50, 100, 200, 300, 400, 600 kbps
 - Option 4: 12.5, 25, 50, 100, 150, 200, 300 kbps




- MAC
 - 32-bit timer
 - Transmission RAM, reception RAM: 2 Kbytes each
 - Interrupt
 - 16- or 32-bit auto CRC
 - · Address filtering with automatic acknowledgement reply
 - Antenna diversity
 - Auto CSMA-CA
- Transceiver control interface: Serial peripheral interface (SPI)
- Radio transceiver features
 - Programmable Tx output power up to +15 dBm in SUN FSK
 - Programmable Tx output power up to +11 dBm in SUN OFDM
 - Receiver sensitive down to -109 dBm in 50-kbps SUN-FSK reception
 - Receiver sensitive down to -119 dBm in option-4 MCS0 SUN OFDM
 - Received signal strength indicator, energy detection
 - Internal voltage regulators
 - Operating voltage: 2.7 to 3.6 V
 - Low power consumption (incl. for baseband processing)
 - Standby: 0.5 µA
 - Rx active: 16.7 mA for SUN FSK (2GFSK) at 100 kbps
 - Rx active: 21.5 mA for SUN OFDM, option 1, MCS6
 - Tx active: 62.0 mA for SUN-FSK +15-dBm output power
 - Tx active: 68.0 mA for SUN-OFDM +10-dBm output power
 - Operating ambient temperature: -40 to +85°C
 - Package: 40-pin HVQFN (6 × 6, 0.5-mm pitch)



1.2 Applications

- Smart meter (electricity, gas, tap water) supporting products IEEE 802.15.4, Wi-SUN™
- HEMS controller
- Security and building automation
- Industrial monitoring and control
- Wireless sensor networks
- Energy-harvesting applications, and others

1.3 Block Diagram



• Receiver path

The reception architecture applies low intermediate frequency conversion. The received RF signal is amplified by the low-noise amplifier (LNA), and down-converted to the IF range by using orthogonally modulated data I and Q. The reception path has high linearity, wide dynamic range with programmable gain, and high-level on-chip channel filtering that guarantees robust operation in the sub-GHz frequency band. The auto gain control (AGC) algorithm is realized by using feedback control from the digital circuit that is optimized for high-speed response. The power detector connected to the outputs of the LNA and baseband amplifiers (BBAs) adjusts the LNA and BBA gains to optimize IM3, frequency channel selectability, and receiver sensitivity.



• Transmitter path

The FSK modulation transmitter modulates and synthesizes the RF synthesizer frequency. The RF synthesizer generates the local signal for input to the power amplifier (PA), and the output level is specifiable in 1-dB steps so that the antenna level is within the range from -15 dBm to +15 dBm.

The OFDM modulation transmitter is a zero-IF transmitter in which all circuits required for OFDM modulation transmission are integrated, including a modem and DAC in the digital circuit transmission analog circuit, and a power amplifier. The baseband data for transmission are digitally modulated in the modem block, and up-converted to the sub-GHz frequency band along the transmitter path. The transmitter path handles signal filtering, I/Q up-conversion, high-output power amplification, and RF filtering. The output power level of the result of OFDM modulation is specifiable within the range from -19 dBm to +11 dBm. The maximum output power depends on the modulation and coding scheme (MCS).


Peripheral circuits

- A DC-to-DC converter (DDC) that realizes power conversion efficiency of 87% is incorporated.
- A crystal resonator must be connected between XIN and XOUT for supplying a clock signal to this device. An external clock can also be used to input a suitable signal level to XIN or XOUT.
- Communications with an external MCU are handled through a standard 4-pin SPI bus.
- Thirteen GPIO port pins (GPIO0 to GPIO12) are available for use by setting the respective registers.



1.4 Diagram of the Package and Pin Layout

• 40-pin plastic HVQFN (6 × 6 mm, 0.5-mm pitch, NiPdAu substrate)



Caution Connect the exposed pad to ground.



1.5 Pin Functions

No.	Pin Name	I/O	A/D	Description				
1	SIN	I	D	Serial input				
2	SOUT	0	D	Serial output				
3	SCLK	I	D	Serial clock				
4	SEN	I	D	Serial enable				
5	VREG_DIG	0	А	nally regulated analog 1.1-V supply output voltage for digital circuits				
6	GPIO0	I/O	D	General-purpose digital I/O 0				
7	GPIO1	I/O	D	General-purpose digital I/O 1				
8	GPIO2	I/O	D	General-purpose digital I/O 2				
9	GPIO3	I/O	D	General-purpose digital I/O 3				
10	GPIO4	I/O	D	General-purpose digital I/O 4				
11	GPIO5	I/O	D	General-purpose digital I/O 5				
12	GPIO6	I/O	D	General-purpose digital I/O 6				
13	GPIO7	I/O	D	General-purpose digital I/O 7				
14	GPIO8	I/O	D	General-purpose digital I/O 8				
15	VDD_DA	I	A	3.3-V power supply voltage for the digital and analog circuits				
16	GPIO9	I/O	D	General-purpose digital I/O 9				
17	GPIO10	I/O	D	General-purpose digital I/O 10				
18	VREG_RF	0	А	Internally regulated analog 1.1-V supply output voltage for RF section				
19	GPIO11	I/O	D	General-purpose digital I/O 11				
20	GPIO12	I/O	D	General-purpose digital I/O 12				
21	RFIN	I	A	Rx input				
22	GND_A0	I	А	Analog ground				
23	RFOUT	0	А	Tx output				
24	GND_A1	I	А	Analog ground				
25	VREG_TXPA	0	А	Internally regulated analog 1.1-V supply output voltage for the power amplifier (PA)				
26	VDD_RF	I	А	3.3-V RF power supply voltage				
27	VREG_PLL	0	А	Internally regulated analog 1.1-V supply output voltage for PLL				
28	VREG_VCO	0	A	Internally regulated analog 1.1-V supply output voltage for VCO				
29	REXT	I	А	External reference resistor connection port				
30	VDD_A	I	А	3.3-V power supply voltage for the analog circuits				
31	XIN	I	A	Crystal oscillator input				
32	хоит	I/O	A	Crystal oscillator output				
33	СКОИТ	0	А	Clock output (16 MHz)				
34	REGIN	I	А	1.4- to 1.8-V DDC_OUT voltage input				
35	GND_DDC	I	А	DC-to-DC converter ground				
36	DDC_OUT	0	А	1.4- to 1.8-V DC-to-DC converter output voltage				
37	VDD_DDC	I	А	3.3-V DC-to-DC converter power supply voltage				
38	VDD_D	I	А	3.3-V power supply voltage for the digital circuits				
39	RSTB	I	D	Reset-bar input (active-low)				
40	MODE	I	D	Mode switch (always low)				
	EPAD			Exposed Pad. Connect the exposed pad to the ground.				



1.6 Ordering Information

Table 1-1 shows the ordering part number of the R9A06G062.

Table 1-1 Ordering Part Number

Ordering Part Number	Packaging Specification	Fields of application		
R9A06G062GNP#AC1	Тгау	Industrial applications		



Section 2 Pin Functions

2.1 Pin Functions

2.1.1 Digital Pins

1. RSTB

This is the active-low system reset pin. Driving this pin low resets the system and driving it high releases the system from the reset state.

2. SIN, SCLK, SEN

These pins are for the inputs of the data (SIN), clock (SCLK), and slave enable (SEN) signals to the serial peripheral interface (SPI). Driving SEN low allows serial communications. Setting the corresponding bits of pull-up pull-down selection register 3 (PULLSEL3) selects the use of the on-chip pull-up or pull-down resistor for each of the pins.

3. SOUT

This pin is for the output of data from the serial peripheral interface (SPI).

4. GPIO0 to GPIO12

These are input and output port pins. These pins can also be used as outputs for the INTOUT0 interrupt, CTX, CPS, and CSD signals. Setting the corresponding bits of pull-up pull-down selection registers 0 to 3 (PULLSEL0 to PULLSEL3) selects the use of the on-chip pull-up or pull-down resistor for each of the pins. Port output driving capability switching registers 0 and 1 (GPIODRV0 and GPIODRV 1) can be used to switch of the driving capability per pin.

(a) Input/output port mode

Setting the corresponding bits of port direction registers 0 and 1 (GPIODIR0 and GPIODIR1) specifies input or output for the individual port pins. When a pin is set as an output, the value specified by the corresponding bit in port data register 0 or 1 (GPIODATA0 or GPIODATA1) is output.

(b) Port functions

The GPIO function selection registers (BBGPIOFUNCSEL0 to BBGPIOFUNCSEL6) can be used to select the pin functions for each of the GPIO port pins.

5. MODE

This is the input pin for mode switching. Leave it open-circuit or fix it to the low level by connecting it to the ground on the board.

6. XIN, XOUT

These are reference clock pins.

- When a crystal resonator is to be connected to XIN and XOUT
 Connect a 48-MHz crystal resonator between the XIN and XOUT pins. We recommend using a crystal resonator that satisfies the characteristics specified in 9.3, Specifications of the Crystal Resonator.
- When an external clock is to be connected to XIN

Input a 48-MHz external clock to the XIN pin via a DC-cutting capacitor. The input signal should be a clipped sine wave clock with amplitude of at least 0.8 Vpp. If you use this connection, connect the XOUT pin to the ground on the board via a 1-nF decoupling capacitor.

7. CKOUT

This pin is for the output of a 16-MHz clock signal.



2.1.2 Analog Pins

1. RFIN

This is the RF-reception input pin of this device.

2. RFOUT

This is the RF-transmission output pin of this device.

2.1.3 Power Supply Pins

For handling of the power supply pins, see section 8, Connections of the Peripheral Circuits.

- 1. VDD_DA, VDD_RF, VDD_A, VDD_D, VDD_DDC These are the positive power supply pins.
- 2. GND_A0, GND_A1, GND_DDC These are the ground level pins.
- 3. VREG_DIG, VREG_RF, VREG_TXPA, VREG_PLL, VREG_VCO

These are output pins for internally regulated analog power supply voltages. Connect these pins to the ground on the board via bypass capacitors.

4. REGIN, DDC_OUT

The REGIN and DDC_OUT pins are the RF power supply input and output, respectively The power supply converted by the internal DC-to-DC converter is output to the DDC_OUT pin. The voltage is smoothed and lowered by an inductor and capacitor, and the result is input to the REGIN pin.

5. REXT

This is an external reference resistor connection pin.

Remark For protection against noise and latch-up, connect a bypass capacitor between VDD and the ground line. The wiring should be as short as possible, and relatively thick.



2.2 Handling of Unused Pins

Table 2-1 describes how to handle unused pins.

Table 2-1 Handling of Unused Pins

Pin Name	Input/Output	Recommended Handling of Unused Pins
GPIO0 to GPIO12	Input/output	As inputs: Leave them open-circuit, or individually connect each pin to VDD_DDC via a resistor. As outputs: Leave them open-circuit.
СКОИТ	Output	Leave it open-circuit.



Section 3 Baseband Section

This device incorporates a baseband section that includes the following blocks.

- 32-bit timer
- Transmission RAM
- Reception RAM
- Frame configuration
- Filters
- Interrupt control
- CRC calculation circuit
- Automatic ACK reply
- Automatic ACK reception
- Automatic switching to reception
- Automatic CSMA-CA
- Port control



3.1 Block Diagram of the Baseband Section

Figure 3 - 1 is a block diagram of the baseband section.




Figure 3 - 1 Block Diagram of the Baseband Section



3.2 Configuration of Frames

3.2.1 Configuration of frames for transmission

This device automatically generates and outputs frames for transmission. Figure 3 - 2 shows the configuration of frames for transmission. In the FSK modulation mode, the frame configuration after a PHR depends on whether the frame is a mode switch frame or not.




Figure 3 - 2 Configuration of Frames for Transmission

SFD: Start of Frame Delimiter STF: Short Training Field MSDU: MAC Service Data Unit MPDU: MAC Protocol Data Unit PHR: PHY header

LTF: Long Training Field

- CRC: Cyclic Redundancy Check
- <1> In the FSK modulation mode, a frame starts with a preamble, which is followed by an SFD. In the OFDM modulation mode, a frame starts with an STF, which is followed by an LTF.
- <2> The PHR bit configuration depends on whether the mode is FSK modulation or the OFDM modulation. For details, see 3.2.2 Configuration of a PHR.
- <3> An MPDU is a data unit from 3 bytes to 2047 bytes in length. The data written in the transmission RAM are output sequentially. The CRC data generated in the CRC calculation circuit are automatically appended as the last 2 or 4 bytes following an MPDU when the setting of the NOCRC bit in the transmission and reception mode register 2 is 0.
 - A frame control field is a 2-byte data unit.
 - Bits 2 to 0 indicate the Frame Type field.
 - 000B: A beacon frame
 - 001B: A data frame
 - 010B: An ACK frame
 - 011B: A MAC command frame
 - 100B to 111B: Reserved
 - Bit 3 indicates the Security Enabled field.
 - Bit 4 indicates the Frame Pending field.
 - Bit 5 indicates the AR field.
 - Bit 6 indicates the PAN ID Compression field.

- Bits 10 and 11 indicate the Destination Addressing Mode field.
 - Bits 14 and 15 indicate the Source Addressing Mode field.
- Bits 12 and 13 indicate the Frame Version field.
- A sequence number field is a 1-byte data unit.
- An address information field indicates the PAN ID and address of the source and destination in transmission.
- An MSDU, also called a MAC payload, is the payload of a frame.
- A CRC is a 2- or 4-byte frame CRC checking sequence.



3.2.2 Configuration of a PHR

- (1) For frames other than mode switch frames in the FSK modulation mode
 - Figure 3 3 shows the PHR bit configuration for frames other than mode switch frames in the FSK modulation mode.

Figure 3 - 3 PHR Bit Configuration for Frames Other Than Mode Switch Frames in the FSK Modulation Mode

Bit array	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Bit configuration	MS	R1	R0	FCS	DW	L10	L9	L8	L7	L6	L5	L4	L3	L2	L1	L0

MS: Mode switch

This bit holds the value of the mode switch enable bit (bit 0) in the mode switch frame transmission register. The following values are automatically transmitted when the setting of this bit is 0.

R1, R0: Reserved

The value of these bits is fixed to 00B.

FCS: FCS type

This bit holds the value of the number-of-FSKCRC-bit switching bit (bit 2) in FSK control register 1.

DW: Data whitening

This bit holds the value of the FSKDW enable bit (bit 3) in FSK control register 1.

L10 to L0: Frame length

These bits hold the value of the frame length from bits 10 to 0 in the transmitted frame length register.



(2) For mode switch frames in the FSK modulation mode

Figure 3 - 4 shows the PHR bit configuration for mode switch frames in the FSK modulation mode. Before such a frame is transmitted, calculate the values of the checksum and parity checking, and then write them to the mode switch frame transmission register.

Figure 3 - 4 PHR Bit Configuration for Mode Switch Frames in the FSK Modulation Mode

Bit array	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Bit configuration	MS	M1	M0	FEC			NE	EWMO	DE			B3	B2	B1	B0	PC

MS: Mode switch

This bit holds the value of the mode switch enable bit (bit 0) in the mode switch frame transmission register.

The following values are automatically transmitted when the setting of this bit is 1.

M1, M0: Mode switch parameter entry

These bits hold the value of bits 1 and 2 in the mode switch frame transmission register.

FEC: NEWMODE FEC

This bit holds the value of bit 3 in the mode switch frame transmission register.

NEWMODE: NEWMODE

These bits hold the value of bits 4 to 10 in the mode switch frame transmission register.

B3 to B0: Checksum

These bits hold the value of bits 11 to 14 in the mode switch frame transmission register.

PC: Parity checking

This bit holds the value of bit 15 in the mode switch frame transmission register.



(3) In the OFDM modulation mode

Figure 3 - 5 shows the PHR bit configuration in the OFDM modulation mode.

Figure 3 - 5	PHR Bit Configuration in the OFDM Modulation Mode

Bit array	0	1	2	3	4	5	6	7
Bit configuration	RATE4	RATE3	RATE2	RATE1	RATE0	R0	L10	L9
Bit array	8	9	10	11	12	13	14	15
Bit configuration	L8	L7	L6	L5	L4	L3	L2	L1
	•	•	•	•			•	•
Bit array	16	17	18	19	20	21	22	23
Bit configuration	L0	R1	R2	SCBR1	SCBR0	R3	HCS7	HCS6
	•				•			
Bit array	24	25	26	27	28	29	30	31
								1

Bit array	32	33	34	35
Bit configuration	TAIL3	TAIL2	TAIL1	TAIL0

RATE4 to RATE0: Rate

The value of the RATE4 and RATE3 bits is fixed to 00B.

HCS4

HCS3

The value of the RATE2 to RATE0 bits is the setting of bits 2 to 0 in OFDMPHR transmission register 0.

HCS2

HCS1

HCS0

TAIL5

TAIL4

R0: Reserved

Bit configuration

The value of this bit is fixed to 0B.

HCS5

L10 to L0: Frame length

These bits hold the value of the frame length from bits 10 to 0 in the transmitted frame length register.

R2, R1: Reserved

The value of these bits is fixed to 00B.

SCBR1, SCRB0: Scrambler

These bits hold the value of bits 4 and 3 in OFDMPHR transmission register 0.

R3: Reserved

The value of this bit is fixed to 0B.

HCS7 to HCS0: HCS

The value of these bits is automatically calculated and transmitted.

TAIL5 to TAIL0: Tail

The value of these bits is fixed to 000000B.



3.3 Baseband Interrupts

Table 3 – 1 shows the interrupt sources. When the setting of at least one of the interrupt source flags corresponding to the interrupt sources listed in Table 3 – 1 is 1, and output of the corresponding interrupt signal is enabled by the setting in the INTOUT0 interrupt enable registers 0 to 7, the output on the GPIO port pin selected as the INTOUT0 output pin goes to the high level. When the settings of all the interrupt source flags are 0, the output on the pin is at the low level. Any among the port pins GPIO0 to GPIO12 can be selected as required to operate as the INTOUT0 output pin. Generation of interrupt requests due to the respective interrupt sources can be enabled or disabled by setting the corresponding interrupt source enable bits. The active sense (high or low) of the INTOUT0 output can be switched by setting the INTOUT0SEL bit. The following interrupt source flags are automatically cleared upon completion of reception if the setting of the reception completion synchronized clearing bit is 1.

- Frame length
- Address filtering
- Start reception
- AGC completion
- Preamble detection
- Carrier sense

Interrupt operations:

Upon the generation of an interrupt request due to a given interrupt source condition being satisfied while the corresponding interrupt request is enabled, the corresponding interrupt source flag is set to 1 to indicate generation of the interrupt request. Reading this bit only clears it to 0 after it has been read as 1. Dummy-read the bit to clear it because it is not writable. When an interrupt source flag is set to 1 while the setting of the corresponding interrupt enable bit is 1, the output on the GPIO port pin selected as the INTOUT0 output pin goes to the high level if the setting of the INTOUT0 output sense switching bit is 0. Generation of interrupt request signals due to each of the interrupt sources can be enabled or disabled by setting the corresponding interrupt source flag remains 0 upon the generation of an interrupt request even if the corresponding interrupt source condition is satisfied.

Reception canceled interrupts:

Reception is suspended upon the generation of a reception canceled interrupt. After the suspension, this device is automatically placed back in the reception waiting state after a transition through the IDLE state. As reception is suspended during frame reception in this case, no reception completion interrupt is generated. Reception canceled interrupts are generated in the following cases.

- Reception is abandoned due to address filtering.
- Reception is abandoned due to an illegal frame length.
- Reception is abandoned due to reception level filtering.
- Reception is abandoned due to overwriting of received data.
- Reception is abandoned due to the detection of a reception level error, that is, a communications error such as no signal being received during frame reception.
- Reception is abandoned due to the occurrence of an HCS error in the OFDM modulation mode.

RENESAS

- Reception is abandoned due to the cancellation of reception because reception is disabled.
- Reception is abandoned due to MS frame cancellation.

Upon the generation of a reception canceled interrupt due to the detection of a reception level error, that is, a communications error such as no signal being received during frame reception, a reception level interrupt is also generated simultaneously. Reception restarts from the reception RAM bank that was operating when reception was canceled. The reception RAM bank n status bit that had been set to 1 in response to the frame being received when a reception canceled interrupt was generated, meaning that data had been received in bank n, is cleared to 0, meaning that reception is again enabled.

The following interrupt source flags are automatically cleared upon cancellation of reception if the setting of the reception canceling synchronized clearing bit is 1.

- Bank 0 reception completion
- Bank 1 reception completion
- Frame length
- Address filtering
- · Start reception
- Number of received bytes
- AGC completion
- Preamble detection
- Carrier sense



Number	Interrupt Source	I able 3 - 1 Interrupt Sources (1/2) Interrupt Generation Condition
1	•	The value of the 32-bit timer matches the value of the timer comparison registers 0
I	Timer comparison 0	and 1 (BBTCOMP0REG0 and BBTCOMP0REG1).
2	Timer comparison 1	The value of the 32-bit timer matches the value of the timer comparison registers 0
		and 1 (BBTCOMP1REG0 and BBTCOMP1REG1).
3	Timer comparison 2	The value of the 32-bit timer matches the value of the timer comparison registers 0
		and 1 (BBTCOMP2REG0 and BBTCOMP2REG1).
4	Calibration completion	Calibration is completed.
5	Bank 0 transmission completion	The data in transmission RAM bank 0 have been transmitted.
6	Bank 1 transmission completion	The data in transmission RAM bank 1 have been transmitted.
7	Frame synchronization	A frame synchronization part such as SFD has been transmitted.
	transmission completion	
8	CSMA-CA completion	A CSMA-CA sequence is completed.
9	Bank 0 reception completion	The reception RAM bank 0 becomes full.
10	Bank 1 reception completion	The reception RAM bank 1 becomes full.
11	Frame length	A frame length has been received.
12	Address filtering ^{Note}	Address matching is detected.
13	Reception overrun	In the following cases:
		• Reception by reception RAM bank 0 is restarted while the setting of the reception
		RAM bank 0 status bit is 1.
		• Reception by reception RAM bank 1 is restarted while the setting of the reception
		RAM bank 1 status bit is 1.
14	Mode switch reception	A mode switch frame is received.
	completion	
15	Reception level	A communications error such as no signal reception occurs during frame reception.
16	Frame transmission completion	In cases other than that described below:
		Frame transmission is completed.
		For each frame for transmission including an ACK request while the automatic ACK
		reception mode is enabled:
		• The ACK reception is completed or ACK reception timeout occurs. In this case,
		an interrupt request is not generated when frame transmission is completed.
17	Number of transmitted bytes	The specified number of bytes has been transferred to the transmitter.
18	Transmission start	A transmission trigger is set via the SPI.
19	Reception start	Frame synchronization such as SFD is detected.
20	Frame reception completion	In cases other than that described below:
		Frame reception is completed.
		For each frame for reception including an ACK request while the automatic ACK
		reply mode is enabled:
		• The ACK reply is completed. In this case, an interrupt request is not generated
		when frame reception is completed.
21	Number of received bytes	The specified number of bytes has been received.
22	AGC completion	AGC is completed.
23	CCA completion	A CCA sequence is completed.

	Table 3 - 1	Interrupt Sources	(1/2)
--	-------------	-------------------	-------



Number	Interrupt Source	Interrupt Generation Condition
24	Preamble detection	A preamble is detected.
25	Carrier sense	Carrier sense is detected.
26	CCA limitation	The number of times of consecutive CCAs reaches the specified number of times while the setting of the CCA continuous mode bit is 1.
27	CCA clearance	A frequency channel is cleared in accordance with the CCA result.
28	Automatic reception timeout	Timeout occurs with no received frames while automatic reception timeout is enabled.
29	Transmission underrun	Transmission to the transmitter proceeds before writing to the transmission RAM.
30	Reception canceling	Reception is canceled.

Table 3 - 1 Interrupt Sources (2/2)

Note: In the case of frames with short lengths, or frames having no address information or only incomplete address information, an address filtering interrupt may not be generated, and only a frame reception completion interrupt may be generated.



3.4 Registers for Controlling the Baseband Section

The following registers are used to control the baseband section.

- RF start register (BBRFCON)
- Transmission and reception reset register (BBTXRXRST)
- Transmission and reception mode register 0 (BBTXRXMODE0)
- Transmission and reception mode register 1 (BBTXRXMODE1)
- RXIDLE mode register (BBRXIDLE)
- High-speed reception switching mode register (BBRXMODE)
- Enhanced ACK mode register (BBEACKMODE)
- Transmission and reception status register 0 (BBTXRXST0)
- Transmission and reception mode register 2 (BBTXRXMODE2)
- Transmission and reception mode register 3 (BBTXRXMODE3)
- Transmission and reception status register 1 (BBTXRXST1)
- Transmission and reception control register (BBTXRXCON)
- CSMA control register 0 (BBCSMACON0)
- Transmission and reception status register 2 (BBTXRXST2)
- Transmission and reception mode register 4 (BBTXRXMODE4)
- CSMA control register 1 (BBCSMACON1)
- CSMA control register 2 (BBCSMACON2)
- PAN identifier register 0 (BBPANID0)
- Short address register 0 (BBSHORTAD0)
- Extended address registers 0 (BBEXTENDAD00 to BBEXTENDAD03)
- Timer read registers 0 and 1 (BBTIMEREAD0 and BBTIMEREAD1)
- Timer comparison registers 0 and 1 (BBTCOMP0REG0 to BBTCOMP2REG0 and BBTCOMP0REG1 to BBTCOMP2REG1)
- Timestamp registers 0 and 1 (BBTSTAMP0 and BBTSTAMP1)
- Timer control register (BBTIMECON)
- Backoff period register (BBBOFFPROD)
- Timing parameter data rate setting register (BBPARAMRATE)
- Extended data rate setting register (BBEXTRATE)
- CSMA control register 3 (BBCSMACON3)
- Calibration register (BBCAL)
- ACK reply time setting register (ACKRTNTIM)
- Automatic switching to reception comparison register (AUTORCVCNT)
- Backoff cycle register (BOFFPERIOD)

- CSMA-CA end count register (CSMAENDCOUNT)
- CSMA-CA start count register (CSMASTACOUNT)
- Communication status register 1 (COMSTATE1)
- Communication status register 2 (COMSTATE2)
- Evaluation control register (BBEVAREG)
- Backoff period register 2 (BBBOFFPROD2)
- Communication status register 3 (COMSTATE3)
- ACK reception wait time setting register (ACKRCVWIT)
- Retransmission start comparison register (RETRNWUP)
- Received frame length register (BBRXFLEN)
- Received data counter register (BBRXCOUNT)
- Transmitted frame length register (BBTXFLEN)
- Frequency setting register (BBFREQ)
- IF frequency setting register (BBIFSET)
- IF frequency offset setting register 0 (BBIFOFST0)
- IF frequency offset setting register 1 (BBIFOFST1)
- SX shift frequency setting register (BBSXSFTFREQ)
- CCA time register (CCATIME)
- Transmitted data counter register (BBTXCOUNT)
- External device control register 0 (BBEXTCON0)
- External device control register 1 (BBEXTCON1)
- CTX set timing register (BBCTXSET)
- CTX clear timing register (BBCTXCLR)
- CPS set timing register (BBCPSSET)
- CPS clear timing register (BBCPSCLR)
- CSD set timing register (BBCSDSET)
- CSD clear timing register (BBCSDCLR)
- Number-of-received-byte interrupt comparison register (BBRCVINTCOMP)
- Backoff period total number register (BBBOPTOTAL)
- CCA total number register (BBCCATOTAL)
- Address filter extension address control register (BBADFCON)
- PAN identifier register 1 (BBPANID1)
- Short address register 1 (BBSHORTAD1)
- Extended address registers 1 (BBEXTENDAD10 to BBEXTENDAD13)
- Reception timeout register (BBTIMEOUT)
- INTOUT mode register (BBINTOUTMODE)



- INTOUT0 interrupt source register 0 (BBINT0REQ0)
- INTOUT0 interrupt source register 1 (BBINT0REQ1)
- INTOUT0 interrupt source register 2 (BBINT0REQ2)
- INTOUT0 interrupt source register 3 (BBINT0REQ3)
- INTOUT0 interrupt source register 4 (BBINT0REQ4)
- INTOUT0 interrupt source register 5 (BBINT0REQ5)
- IINTOUT0 interrupt source register 6 (BBINT0REQ6)
- INTOUT0 interrupt source register 7 (BBINT0REQ7)
- INTOUT0 interrupt enable register 0 (BBINT0EN0)
- INTOUT0 interrupt enable register 1 (BBINT0EN1)
- INTOUT0 interrupt enable register 2 (BBINT0EN2)
- INTOUT0 interrupt enable register 3 (BBINT0EN3)
- INTOUT0 interrupt enable register 4 (BBINT0EN4)
- INTOUT0 interrupt enable register 5 (BBINT0EN5)
- INTOUT0 interrupt enable register 6 (BBINT0EN6)
- INTOUT0 interrupt enable register 7 (BBINT0EN7)
- INTOUT0 interrupt source enable register 0 (BBINT0REQEN0)
- INTOUT0 interrupt source enable register 1 (BBINT0REQEN1)
- INTOUT0 interrupt source enable register 2 (BBINT0REQEN2)
- INTOUT0 interrupt source enable register 3 (BBINT0REQEN3)
- INTOUT0 interrupt source enable register 4 (BBINT0REQEN4)
- INTOUT0 interrupt source enable register 5 (BBINT0REQEN5)
- INTOUT0 interrupt source enable register 6 (BBINT0REQEN6)
- INTOUT0 interrupt source enable register 7 (BBINT0REQEN7)
- Number-of-transmitted-byte interrupt comparison register (BBTRNINTCOMP)
- CCA mode register (BBCCAMODE)
- Receive mode register (BBRCVMODE)
- Frame cancellation minimum length register (BBFLCNCLMIN)
- Frame cancellation maximum length register (BBFLCNCLMAX)
- Number-of-byte interrupt mode register (BBBYTEINTMODE)
- RSSI result register (BBRSSIRSLT)
- RCPI result register (BBRCPIRSLT)
- RSSI result 2 register (BBRSSIRSLT2)
- RCPI result 2 register (BBRCPIRSLT2)
- ED1 result register (BBED1RSLT)
- ED2 result register (BBED2RSLT)



- ED1 result 2 register (BBED1RSLT2)
- ED2 result 2 register (BBED2RSLT2)
- CCA clearance count register (BBCCACLRCOUNT)
- CCA limit setting register (BBCCALIMIT)
- Comparison 0 setting excess time registers (BBPASSTIME0 and BBPASSTIME1)
- Frame synchronization power value read register (BBFSYNCPOWRD)
- Frame synchronization power value 2 read register (BBFSYNCPOWRD2)
- RSSI read register (BBRSSIRD)
- RCPI read register (BBRCPIRD)
- RSSI read 2 register (BBRSSIRD2)
- RCPI read 2 register (BBRCPIRD2)
- Transmission and reception method selection register (BBTRXSEL)
- Reception method check register (BBRXMODEMONI)
- Reception prohibition register (BBRXPROHIBIT)
- Received frame counter control register (BBRCVCOUNTCNT)
- Total reception counter (BBRCVCOUNT)
- PHR error counter (BBPHRERRCOUNT)
- Number-of-successful-receptions counter (BBRCVOKCOUNT)
- Number-of-unsuccessful-receptions counter (BBRCVNGCOUNT)
- Frame synchronization power value result register (BBFSYNCPOWRSLT)
- Frame synchronization power value result 2 register (BBFSYNCPOWRSLT2)
- CCA data rate control register (BBCCARATECON)
- FSK control register 0 (BBFSKCON0)
- FSK control register 1 (BBFSKCON1)
- FSK control register 2 (BBFSKCON2)
- FSKFEC control register (BBFSKFECCON)
- Preamble length setting register (BBPAMBL)
- Preamble setting register (BBPABL)
- TXSFD setting register (BBTXSFD)
- TXSFD setting register 2 (BBTXSFD2)
- TXSFD setting register 3 (BBTXSFD3)
- TXSFD setting register 4 (BBTXSFD4)
- SHR control register (BBSHRCON)
- RXSFD setting register (BBRXSFD)
- RXSFD setting register 2 (BBRXSFD2)
- RXSFD setting register 3 (BBRXSFD3)



- RXSFD setting register 4 (BBRXSFD4)
- Mode switch frame transmission register (BBTXMODESW)
- Mode switch frame reception register (BBRXMODESW)
- Mode switch status register (BBMSSTATE)
- Mode switch frame control register (BBMSCON)
- FSKCCA level threshold setting register (BBFSKCCAVTH)
- FSK reception level threshold setting register (BBFSKLVLVTH)
- FSKPHR reception register (BBFSKPHRRX)
- OFDM control register (BBOFDMCON)
- OFDMPHR transmission register 0 (BBOFDMPHRTX0)
- OFDMPHR transmission register 1 (BBOFDMPHRTX1)
- OFDMPHRACK reply register 0 (BBOFDMPHRACK0)
- OFDMPHRACK reply register 1 (BBOFDMPHRACK1)
- OFDMPHR reception register 0 (BBOFDMPHRRX0)
- OFDMPHR reception register 1 (BBOFDMPHRRX1)
- OFDMPHR reception register 2 (BBOFDMPHRRX2)
- OFDMCCA level threshold setting register (BBOFDMCCAVTH)
- OFDM reception level threshold setting register (BBOFDMLVLVTH)
- Port direction register 0 (GPIODIR0)
- Port direction register 1 (GPIODIR1)
- Port data register 0 (GPIODATA0)
- Port data register 1 (GPIODATA1)
- Port output driving capability switching register 0 (GPIODRV0)
- Port output driving capability switching register 1 (GPIODRV1)
- Pull-up/pull-down selection register 0 (PULLSEL0)
- Pull-up/pull-down selection register 1 (PULLSEL1)
- Pull-up/pull-down selection register 2 (PULLSEL2)
- Pull-up/pull-down selection register 3 (PULLSEL3)
- GPIO function selection register 0 (BBGPIOFUNCSEL0)
- GPIO function selection register 1 (BBGPIOFUNCSEL1)
- GPIO function selection register 2 (BBGPIOFUNCSEL2)
- GPIO function selection register 3 (BBGPIOFUNCSEL3)
- GPIO function selection register 4 (BBGPIOFUNCSEL4)
- GPIO function selection register 5 (BBGPIOFUNCSEL5)
- GPIO function selection register 6 (BBGPIOFUNCSEL6)
- RX-state OSC setting register (BBRXOSC)



- NEWMODE transmission control register (BBNMTXCON)
- NEWMODE Transmission SX shift frequency setting register (BBNMTXSXSFTFREQ)
- NEWMODE transmission frequency setting register (BBNMTXFREQ)
- NEWMODE transmission FSK control register 0 (BBNMTXFSKCON0)
- NEWMODE transmission FSK control register 1 (BBNMTXFSKCON1)
- NEWMODE transmission FSK preamble length setting register (BBMSPAMBL)
- NEWMODE reception control register 0 (BBNMRXCON0)
- NEWMODE reception control register 1 (BBNMRXCON1)
- NEWMODE reception control register 2 (BBNMRXCON2)
- NEWMODE reception frequency setting register (BBNMRXBBFREQ)
- NEWMODE reception FSK control register 0 (BBNMRXFSKCON0)
- NEWMODE reception FSK control register 1 (BBNMRXFSKCON1)
- NEWMODE reception OFDM control register (BBNMRXOFDMCON)
- Version code read control register (VERCNT)
- Version registers (VERR0 to VERR7)



3.4.1 RF start register (BBRFCON)

The RF function is enabled by setting the RF function enable bit to 1. Calibration is enabled by setting the calibration control bit to 1. Clear this bit to 0 after calibration is completed. The register access area switch bit switches the area to be allocated to addresses 0600H to 0FFFH as shown in Figure 3 - 7. Transition to the STANDBY state is allowed by the STANDBY transition enable bit. Set this bit to 1 to make a transition from the IDLE state to the STANDBY state. The value of this register following a reset is 01H.

Figure 3 - 6 Format of RF Start Register (BBRFCON)

Address: 0	000H After	reset: 01H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBRFCON	0	0	STANDBY	0	REG	CSONSET	0	RFSTART
			EN		ACCESS			
	STANDBY			STAN	OBY transition	enable		
	EN							

LIN	
0	Transition to the STANDBY state is allowed. Set this bit to 1 to move from the IDLE state to the
1	STANDBY state.

REG	Register access area switch
ACCESS	
0	The area allocated to addresses 0600H to 0FFFH is switched.
1	

CSONSET	Calibration control
0	Calibration is disabled.
1	Calibration is enabled.

RFSTART	RF function enable
0	RF function is disabled.
1	RF function is enabled.



	Address								Register access area switch bit = 0	Register access area switch bit = 1					
0	0	0	0	to	0	0	F	F							
0	1	0	0	to	0	1	F	F							
0	2	0	0	to	0	2	F	F							
0	3	0	0	to	0	3	F	F	Register ar	ea (no bank)					
0	4	0	0	to	0	4	F	F							
0	5	0	0	to	0	5	F	F							
0	6	0	0	to	0	6	F	F							
0	7	0	0	to	0	7	F	F		Register area (bank 1)					
0	8	0	0	to	0	8	F	F							
0	9	0	0	to	0	9	F	F							
0	А	0	0	to	0	А	F	F		Transmission/reception RAM (2 Kbytes)					
0	В	0	0	to	0	В	F	F	Register area (bank 0)						
0	С	0	0	to	0	С	F	F		Write access = Transmission RAM values					
0	D	0	0	to	0	D	F	F		Read access = Reception RAM values					
0	Е	0	0	to	0	Е	F	F							
0	F	0	0	to	0	F	F	F							

Figure 3 - 7 Areas Switched by the Register Access Area Switch Bit



3.4.2 Transmission and reception reset register (BBTXRXRST)

This register is used to stop the RF communications. The processes of transmission, reception, CCA, and calibration can be stopped by setting the RF communication stop bit to 1. This device enters the IDLE state after the stop. The processes of automatic ACK reply and the automatic receive switch mode function are also canceled. Note that 0 is always read from this bit. However, the values of the other registers are retained. The value of this register following a reset is 00H.

Figure 3 - 8 Format of Transmission and Reception Reset Register (BBTXRXRST)

Address: 0	001H After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBTXRX	0	0	0	0	0	0	0	RFSTOP
RST								

RFSTOP	RF communication stop
0	Even though the RF communications are enabled, nothing proceeds.
1	The RF communications are stopped. This device enters the IDLE state after the stop.



3.4.3 Transmission and reception mode register 0 (BBTXRXMODE0)

This register is used to set various modes of the RF transmission and reception. The automatic ACK mode enable bit selects whether to proceed the automatic ACK reply operation after the completion of reception. The automatic receive switch mode 0 enable bit enables the automatic transition to the receive state after the completion of transition. The automatic receive switch mode 1 enable bit enables the automatic transition to the receive state after the completion of transition of reception. Note that the ACK reply operation takes precedence over the receive operation if the automatic ACK mode enable bit is set to 1 (enabled) and the conditions for returning ACK are satisfied. The battery life extension mode, which is a condition for branching in the CSMA-CA processing, can be enabled by the battery life extension mode bit. The beacon mode bit is used to switch between the non-beacon mode and beacon mode. The intraPAN enable bit enables or disables the intraPAN bit in the received frame when the address filter is enabled. The value of this register following a reset is 00H.



Figure 3 - 9 Format of Transmission and Reception Mode Register 0 (BBTXRXMODE0)

Address: 0002H Afte		reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBTXRX	INTRAPAN	BEACON	BATLIFE	AUTORCV1	AUTORCV0	AUTOACK	0	0
MODE0	EN		EXT			EN		

INTRAPAN	intraPAN enable
EN	
0	intraPAN is disabled.
1	intraPAN is enabled.

BEACON	Beacon mode
0	Non-beacon mode
1	Beacon mode

BATLIFE	Battery life extension mode
EXT	
0	Battery life extension mode is disabled.
1	Battery life extension mode is enabled.

AUTORCV1	Automatic receive switch mode 1 enable (reception \rightarrow reception)					
0	Automatic switch to reception is disabled.					
1	Automatic switch to reception is enabled.					

AUTORCV0	Automatic receive switch mode 0 enable (transmission \rightarrow reception)						
0	Automatic switch to reception is disabled.						
1	Automatic switch to reception is enabled.						

AUTOACK	Automatic ACK mode enable
EN	
0	Automatic ACK reply is disabled.
1	Automatic ACK reply is enabled.

3.4.4 Transmission and reception mode register 1 (BBTXRXMODE1)

This register is used to set various modes of the RF transmission and reception. The ACK reply frame version setting enable bit switches the value of the frame version for automatic ACK reply between the version of the received frame and the value of the ACK reply frame version setting bits 0 and 1. The ACK reply frame version setting bits 0 and 1 are respectively used to set the values of bits 12 and 13 of the frame version for automatic ACK reply when the ACK reply when the ACK reply frame version setting enable bit is set to 1. The sequence number suppress enable bit enables or disables the sequence number suppress in the received frame. While sequence number suppression is enabled by this bit, the sequence number is omitted from the ACK frame in automatic ACK reply when no sequence number is present in the received frame. The ACK receive point setting bit is used to select whether ACK reception in the ACK receive wait time is detected upon completion of the reception or upon reception of the PHR. The value of this register following a reset is COH.



Figure 3 - 10 Format of Transmission and Reception Mode Register 1 (BBTXRXMODE1)

Address: 0003H After		reset: C0H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBTXRX	ACKRCV	SQCNUM	ACKFV1	ACKFV0	ACKFVEN	0	0	0
MODE1	POINT	SUPEN						

ACKRCV	ACK receive point setting			
POINT				
0	ACK reception is recognized upon completion of the reception.			
1	ACK reception is recognized upon reception of the PHR.			

SQCNUM	Sequence number suppress enable				
SUPEN					
0	Sequence number suppression is enabled.				
1	Sequence number suppression is disabled.				

ACKFV1	ACK reply frame version setting 1					
0	Frame version bit 13 = 0					
1	Frame version bit 13 = 1					

ACKFV0	ACK reply frame version setting 0					
0	Frame version bit 12 = 0					
1	Frame version bit 12 = 1					

ACKFVEN	ACK reply frame version setting enable						
0	alue of the Frame Version field in the received frame						
1	Value of the ACK reply frame version setting bits 0 and 1						



3.4.5 RXIDLE mode register (BBRXIDLE)

The RXIDLE mode bit is used to place this device in the RX_IDLE state. Set this bit to 1 while the device is in the RX state. To move from the RX_IDLE state to the RX state, clear this bit to 0. Do not make a transition from the RX_IDLE state to the TX state or CCA state. The RF communication stop bit must not be set to 1 in the RX_IDLE state. The value of this register following a reset is 00H.

Figure 3 - 11 Format of RXIDLE Mode Register (BBRXIDLE)

Address: 0004H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBRXIDLE	0	0	0	0	0	0	0	RXIDLE
								MODE

RXIDLE	RXIDLE mode
MODE	
0	Normal operation
1	RX_IDLE state



3.4.6 High-speed reception switching mode register (BBRXMODE)

The HISPRX mode bit is used to place this device directly in the receive wait state without going through the IDLE

state when reception is stopped and then the receive wait state is automatically entered.

0: RX state \rightarrow Stop trigger \rightarrow IDLE state \rightarrow RX state

1: RX state \rightarrow Stop trigger \rightarrow RX state

The high-speed reception switch is effective in any of the following cases.

- Transition to the receive wait state after a frame is discarded by the address filter function
- Transition to the receive wait state after a frame is discarded due to the illegal frame length
- Transition to the receive wait state after a frame is discarded by the receive level filter function
- Transition to the receive wait state after a frame is discarded by the reception overwriting function
- Transition to the receive wait state after reception is abandoned due to the detection of a reception level error, that is, a communications error such as no signal being received during frame reception.
- Transition to the receive wait state after an HCS error (for OFDM modulation)
- Transition to the receive wait state after reception is canceled while reception is prohibited
- Transition to the receive wait state after a mode switch frame is discarded (for FSK modulation)
- Transition to the receive wait state when automatic switch to reception is enabled by automatic receive switch mode bit 1

The value of this register following a reset is 00H.

Figure 3 - 12 Format of High-Speed Reception Switching Mode Register (BBRXMODE)

Address: 0	005H After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBRX	0	0	0	0	0	0	0	HISPRX
MODE								MODE

HISPRX	HISPRX mode
MODE	
0	Receive state is entered via the IDLE state.
1	Receive state is directly entered without going through the IDLE state.



3.4.7 Enhanced ACK mode register (BBEACKMODE)

This register is used to set the enhanced ACK mode. The value of this register following a reset is 01H.

Figure 3 - 13 Format of Enhanced ACK Mode Register (BBEACKMODE)

Address: 0	006H After	r reset: 01H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBEACK	0	0	0	0	0	0	0	ENHACK
MODE								MODE
-								
	ENHACK			Enł	hanced ACK m	node		

ENHACK	Enhanced ACK mode
MODE	
0	Enhanced ACK mode is disabled.
1	Enhanced ACK mode is enabled.



3.4.8 Transmission and reception status register 0 (BBTXRXST0)

This register holds various information on the states of the RF transmission and reception. The CCA judge result is stored in bit 0. The CRC judge result is stored in bit 1. The CRC result corresponding to the save bank specified by the receive data save bank select bit is read from this bit. The CSMA-CA judge result is stored in bit 2. Only 0 can be written to this bit. The result of transmission and reception sequence (CSMA-CA \rightarrow transmission \rightarrow ACK reception \rightarrow retransmission \rightarrow ACK reception, and so on) is stored in the transmission and reception completion judge result bit when the sequence is completed. This device reports "Not completed" when ACK is not received even after the sequence from the transmission to the ACK reception is repeated the specified number of times. Only 0 can be written to this bit. The reception RAM bank 0 status bit and reception RAM bank 1 status bit can be used as flags of data capturing in the respective reception RAM banks 0 and 1. Each flag is automatically set to 1 upon completion of data reception in the respective RAM. After reading data from the reception RAM, clear the flag to 0 by software. Only 0 can be written to clear these flags; set to 1 when writing to the other bits of this register. A receive overrun interrupt occurs when a frame is received again and written to a reception RAM bank while the flag for the respective RAM is set to 1. The reception pending bit holds the data of the pending bit in the received ACK data upon completion of the reception of ACK data only. The reception RAM bank pointer bit is used to check which reception RAM bank has completed data reception. The bit is set to 1 after a reset. The value of the bit changes when a reception RAM bank becomes full or when frame reception is completed. The value of this register following a reset is 80H.



Figure 3 - 14 Format of Transmission and Reception Status Register 0 (BBTXRXST0)

Address: 0	007H After	reset: 80H	R/W ^{Note}						
Symbol	7	6	5	4	3	2	1	0	
BBTXRXST	RCVRAMST	RCVPEND	RCVBANK1	RCVBANK0	TRNRCVSQC	CSMACA	CRC	CCA	
0									

RCVRAMST	Reception RAM bank pointer
0	Reception RAM bank 0
1	Reception RAM bank 1

RCVPEND	Reception pending
0	Pending bit is not set.
1	Pending bit is set.

RCVBANK1	Reception RAM bank 1 status
0	Reception is enabled.
1	Data have been stored in the RAM.

RCVBANK0	Reception RAM bank 0 status
0	Reception is enabled.
1	Data have been stored in the RAM.

TRNRCVSQC	Transmission and reception completion judge result
0	Completed
1	Not completed

CSMACA	CSMA-CA judge result
0	Passed
1	Failed

CRC	CRC judge result
0	Successful reception
1	Unsuccessful reception

CCA	CCA judge result
0	The frequency channel is cleared.
1	The frequency channel is busy.

Note: Bits 7, 6, 1, and 0 are read-only.



3.4.9 Transmission and reception mode register 2 (BBTXRXMODE2)

This register is used to set various modes of the RF transmission and reception. The automatic CRC disable bit selects whether to add the result of automatic CRC calculation to the transmit data or send RAM data only. The frame pending setting bit sets the value of the frame pending bit in the ACK data to be returned when the first address match is detected. The information selected by this bit is included in the ACK data in automatic ACK reply. The frame pending status bit indicates whether the ACK has been returned with frame pending enabled in automatic ACK reply. This value is updated at the same time as the occurrence of an interrupt request upon completion of transmission. As the results of automatic ACK reply are retained for individual receive data save banks, the information on the frame pending in ACK reply for the save bank selected by the receive data save bank select bit is read from this bit. The enhanced ACK enable bit enables or disables the enhanced ACK reply function. The retransmission count bits are used to set the maximum number or retransmissions until ACK is received when the automatic ACK receive mode is enabled. Set a value from 0000B to 1000B. The value of this register following a reset is 30H.



Figure 3 - 15 Format of Transmission and Reception Mode Register 2 (BBTXRXMODE2)

Address: 0	009H After	reset: 30H	R/W ^{Note}					
Symbol	7	6	5	4	3	2	1	0
BBTXRX	RETRN3	RETRN2	RETRN1	RETRN0	ENHACKEN	FLMPEND	FLMPEND	NOCRC
MODE2						ST		

RETRN3 to	Retransmission count (A value from 0000B to 1000B is specifiable.)
RETRN0	

ENHACKEN	Enhanced ACK enable
0	Enhanced ACK reply is disabled.
1	Enhanced ACK reply is enabled.

FLMPEND	Frame pending status
ST	
0	Frame pending bit is cleared.
1	Frame pending bit is set.

FLMPEND	Frame pending setting
0	Frame pending bit = 0
1	Frame pending bit = 1

NOCRC	Automatic CRC disable
0	Enabled, i.e., the result of CRC calculation is transmitted.
1	Disabled, i.e., data on the RAM are transmitted.

Note: Bit 2 is read-only.



3.4.10 Transmission and reception mode register 3 (BBTXRXMODE3)

This register is used to set various modes of the RF transmission and reception. The address filter enable bit enables the address filter function for reception. Setting this bit to 1 enables the address filter for the first address. The PAN coordinator bit selects whether the received address matches the PAN coordinator address as an address filter condition for the first address. The receive level filter enable bit enables reception of only the input level equal to or higher than the threshold specified in the FSK reception level threshold setting register or OFDM reception level threshold setting register. The receive data save bank select bit specifies the save bank from which the data related to reception are read (except for the reception RAM data). The reception RAM overwrite enable bit controls overwriting to the reception RAM. If write access to a reception RAM is attempted while this bit is 0 and the respective reception RAM bank n status bit is 1, the reception RAM is not overwritten by the received data. If write access to a reception RAM is attempted while this enable bit is 1. The address filter address extension bit is used to specify whether the second address is used as a condition of the address filter in addition to the first address. The address filter general mode bit selects the general mode for the address filter operation. The value of this register following a reset is 00H.



Figure 3 - 16 Format of Transmission and Reception Mode Register 3 (BBTXRXMODE3)

Address: 000AH After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBTXRX	ADFGEN	ADFEXTEN	RCVOVERW	RCVBANK	0	LVLFILEN	PANCORD	ADRSFILEN
MODE3	MODE		REN	SEL				

ADFGEN	Address filter general mode
MODE	
0	WiSUN mode
1	General mode

ADFEXTEN	Address filter address extension		
0	PAN ID and address extension are disabled.		
1	PAN ID and address extension are enabled.		

RCVOVERW	Reception RAM overwrite enable
REN	
0	Overwriting is disabled.
1	Overwriting is enabled.

RCVBANK	Receive data save bank select
SEL	
0	Receive data save bank 0 is selected.
1	Receive data save bank 1 is selected.

LVLFILEN	Receive level filter enable
0	Filter is disabled.
1	Filter is enabled.


PANCORD	PAN coordinator			
0	The address is not for the PAN coordinator.			
1	The address is for the PAN coordinator.			

ADRSFILEN	Address filter enable
0	Address filter is disabled.
1	Address filter is enabled.

3.4.11 Transmission and reception status register 1 (BBTXRXST1)

The receive data save bank pointer bit indicates the bank that holds the data related to the received frame such as the frame length. The value of this register following a reset is 02H.

Figure 3 - 17 Format of Transmission and Reception Status Register 1 (BBTXRXST1)



RCVSTORE	Receive data save bank pointer
ST	
0	Receive data save bank 0
1	Receive data save bank 1

Caution An undefined value (X) is read from bit 0.



3.4.12 Transmission and reception control register (BBTXRXCON)

This register is used to control the RF transmission and reception. Setting the receive trigger bit to 1 starts warm-up of the RF circuit. Reception becomes ready in 185 µs. Setting the transmit trigger bit to 1 starts warm-up of the RF circuit. Transmission begins in 335 µs. Setting the CCA trigger bit to 1 starts warm-up of the RF circuit. The CCA operation begins in 185 µs. To proceed CCA, specify a value other than 0H in the BEMIN bits. Be sure to set these bits in the IDLE state. Note that each bit is automatically cleared to 0 upon completion of the respective operation (transmission, reception, or CCA). To stop reception while it is in progress, use the RF communication stop bit. Do not stop transmission before it is completed. The automatic ACK receive mode bit selects whether to proceed the automatic ACK receive operation. The value of this register following a reset is 00H.

Figure 3 - 18 Format of Transmission and Reception Control Register (BBTXRXCON)

Address: 000CH After reset: 00H		R/W ^{Note}						
Symbol	7	6	5	4	3	2	1	0
BBTXRX	0	0	0	0	ACKRCVEN	CCATRG	TRNTRG	RCVTRG
CON								

ACKRCVEN	Automatic ACK receive mode				
0	omatic ACK receive operation is disabled.				
1	Automatic ACK receive operation is enabled.				

CCATRG	CCA trigger
0	Nothing proceeds.
1	CCA is started.

TRNTRG	Transmit trigger
0	Nothing proceeds.
1	Transmission is started.

RCVTRG	Receive trigger
0	Nothing proceeds.
1	Reception is started.

Note: Bits 2 to 0 are write-only.



3.4.13 CSMA control register 0 (BBCSMACON0)

This register is used to control the CSMA-CA operation. Setting the automatic CSMA-CA start bit to 1 starts the CSMA-CA operation. Be sure to set this bit in the IDLE state. Note that this bit is automatically cleared to 0 upon completion of the CSMA-CA operation. This bit cannot be cleared by writing 0 to it. To stop the CSMA-CA operation while it is in progress, use the RF communication stop bit. Setting the transmission-after-automatic-CSMA-CA bit to 1 automatically starts transmission when the frequency channel is cleared in accordance with the CCA judge result after the completion of the CSMA-CA operation. Setting the reception-during-CSMA-CA enable bit to 1 enables reception during the wait time in the CCA operation in the CSMA-CA operation. Counting of the backoff period stops while a frame is being received. The unicast frame bit is used to set the unicast frame value. The function of this bit is enabled by setting the unicast frame enable bit to 1. The wait time until transmission after CCA can be minimized by setting the transmission-after-automatic-CSMA-CA mode bit to 1. The value of this register following a reset is 00H.



Address: 000DH		After reset: 00H	R/W ^{Note}					
Symbol	7	6	5	4	3	2	1	0
BBCSMA	0	0	CSMATRN	UNICAST	0	CSMARCV	CSMATRN	CSMAST
CON0			MODE	FRM		EN	ST	

Figure 3 - 19 Format of CSMA Control Register 0 (BBCSMACON0)

CSMATRN	Transmission-after-automatic-CSMA-CA mode
MODE	
0	Wait timer is inserted (normal operation).
1	Wait time is minimized.

UNICAST	Unicast frame
FRM	
0	Unicast frame value = 0
1	Unicast frame value = 1

CSMARCV	Reception-during-CSMA-CA enable
EN	
0	Reception is disabled.
1	Reception is enabled.

CSMATRN	Transmission-after-automatic-CSMA-CA
ST	
0	Nothing proceeds.
1	Transmission proceeds after CSMA-CA.

	CSMAST	Automatic CSMA-CA start				
ſ	0	Nothing proceeds.				
I	1	CSMA-CA is automatically started.				

Note: Bit 0 is write-only.



3.4.14 Transmission and reception status register 2 (BBTXRXST2)

This register holds various information on the states of the RF transmission and reception. The reception RAM bank flag indicates the reception RAM bank used at the start of the reception. The receive data save bank flag indicates the receive data save bank at the start of the reception. The value of this register following a reset is 03H.

Figure 3 - 20 Format of Transmission and Reception Status Register 2 (BBTXRXST2)

Address: 0	010H Afte	er reset: 03H	R					
Symbol	7	6	5	4	3	2	1	0
BBTXRXST	0	0	0	0	0	0	RCVSTORE	RCVBANK
2							FLG	FLG

RCVSTORE	Receive data save bank flag
FLG	
0	Receive data save bank 0
1	Receive data save bank 1

RCVBANK	Reception RAM bank flag
FLG	
0	Reception RAM bank 0
1	Reception RAM bank 1



3.4.15 Transmission and reception mode register 4 (BBTXRXMODE4)

The automatic-receive-with-timeout-after-transmission enable bit is used to specify whether to use the timeout function in the automatic receive operation after transmission when the automatic receive operation is enabled by the automatic receive switch mode 0 enable bit. The value of this register following a reset is 00H.

Figure 3 - 21	Format of Transmission and Reception Mode Register 4 (BBTXRXMODE4)
riguic 0 - 21	Torriat of Transmission and Reception mode Register + (BDTRI OfficeDE+)


Address: 0011H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBTXRX	0	0	0	0	0	0	0	TIMEOUT
MODE4								RCV

TIMEOUT	Automatic-receive-with-timeout-after-transmission enable
RCV	
0	Normal automatic receive mode
1	Automatic receive mode with timeout function



3.4.16 CSMA control register 1 (BBCSMACON1)

This register is used to control the CSMA-CA operation. The macMaxCSMABackoff value is specified in the NB bits. Set a value from 0H to 5H. The CW value is specified in the CW bits. Set a value from 1H to 3H. The value of this register following a reset is 20H.



Address: 0012H After r		reset: 20H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBCSMA	0	0	CW1	CW0	0	NB2	NB1	NB0
CON1								
	CW1, CW0	CW value						
	NB2 to NB0	macMaxCSN	//ABackoff valu	le				



3.4.17 CSMA control register 2 (BBCSMACON2)

This register is used to control the CSMA-CA operation. The macMaxBE value is specified in the BEMAX bits. Set the BEMAX bits to a greater value than that of the BEMIN bits. The maximum value is EH. The MacMinBE control bit selects whether to proceed the CCA operation when macMinBE is set to 000b, which is a parameter of automatic CSMA-CA. The unicast frame enable bit enables the operation specified by the unicast frame bit. The value of this register following a reset is 05H.

Figure 3 - 23 Format of CSMA Control Register 2 (BBCSMACON2)

Address: 0	013H After	r reset: 05H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBCSMA	0	0	UNICAST	MACMINBE	BEMAX3	BEMAX2	BEMAX1	BEMAX0
CON2			FRMEN	CON				

UNICAST	Unicast frame enable
FRMEN	
0	Unicast frame is disabled.
1	Unicast frame is enabled.

MACMINBE	MacMinBE control			
CON				
0	CCA operation does not proceed.			
1	CCA operation proceeds.			

BEMAX3 to	MacMaxBE value
BEMAX0	



3.4.18 PAN identifier register 0 (BBPANID0)

This register is used to set the PAN identifier as a condition for filtering of the first address. It consists of 16 bits and the specified value is compared with the received PAN identifier to detect an address match. Set a value from 0000H to FFFFH in this register. The value of this register following a reset is FFFFH.




Figure 3 - 24 Format of PAN Identifier Register 0 (BBPANID0)

3.4.19 Short address register 0 (BBSHORTAD0)

This register is used to set the short address as a condition for filtering of the first address. It consists of 16 bits and the specified value is compared with the received short address to detect an address match. Set a value from 0000H to FFFFH in this register. The value of this register following a reset is FFFFH.

Figure 3 - 25 Format of Short Address Register 0 (BBSHORTAD0)

Address: 0	017H, 0016H	After reset:	FFFFH R/	/W				
Symbol	15	14	13	12	11	10	9	8
BBSHORT	SHORTAD0	SHORTAD0	SHORTAD0	SHORTAD0	SHORTAD0	SHORTAD0	SHORTAD0	SHORTAD0
AD0	15	14	13	12	11	10	9	8
(0017H)								
	7	6	5	4	3	2	1	0
(0016H)	SHORTAD0	SHORTAD0	SHORTAD0	SHORTAD0	SHORTAD0	SHORTAD0	SHORTAD0	SHORTAD0
	7	6	5	4	3	2	1	0
	SHORTA	AD015 to	Short addres	SS				

SHORTAD015 to	Short address
SHORTAD00	



3.4.20 Extended address registers 0 (BBEXTENDAD00 to BBEXTENDAD03)

These registers are used to set the extended address as a condition for filtering of the first address. Four 16-bit registers are provided to specify a 64-bit address and the specified value is compared with the received extended address to detect an address match. Set a value from 0000H to FFFFH in these registers. The value of these registers following a reset is 0000H.

	Composit of Cytopologi Ad	duada Dawiatawa O /		BBEXTENDAD03) (1/2)
Floure 3 - Zo	Formal of Extended Ad	aress Realsiers 0 (BBEXTENDADUU IO	BBEXTENDADU.51(1/2)
i igui o o Lo	1 official Excortation 7 ta	ai 000 i togiotoi 0 0		

/ (44/000.0	01FH, 001EH	After reset	: 0000H R/	W				
Symbol	15	14	13	12	11	10	9	8
BBEXTEND	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD
AD03	0315	0314	0313	0312	0311	0310	039	038
(001FH)								
	7	6	5	4	3	2	1	0
(001EH)	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD
	037	036	035	034	033	032	031	030
	EXTENDA	AD0315 to	Bits 63 to 48	of extended a	ddress			
	EXTENI	DAD030						
Address: ()	01DH 001CH	After reset	- 0000H R	////				
	01DH, 001CH	After reset		/W		10	0	<u>,</u>
Symbol	15	14	13	12	11	10	9	8
Symbol BBEXTEND	15 EXTENDAD	14 EXTENDAD	13 EXTENDAD	12 EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD
Symbol BBEXTEND AD02	15	14	13	12		-		
Symbol BBEXTEND	15 EXTENDAD	14 EXTENDAD	13 EXTENDAD	12 EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD
Symbol BBEXTEND AD02	15 EXTENDAD	14 EXTENDAD	13 EXTENDAD	12 EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD
Symbol BBEXTEND AD02	15 EXTENDAD 0215	14 EXTENDAD 0214	13 EXTENDAD 0213	12 EXTENDAD 0212	EXTENDAD 0211	EXTENDAD 0210	EXTENDAD 029	EXTENDAD 028
Symbol BBEXTEND AD02 (001DH)	15 EXTENDAD 0215 7	14 EXTENDAD 0214 6	13 EXTENDAD 0213 5	12 EXTENDAD 0212 4	EXTENDAD 0211 3	EXTENDAD 0210 2	EXTENDAD 029 1	EXTENDAD 028 0
Symbol BBEXTEND AD02 (001DH)	15 EXTENDAD 0215 7 EXTENDAD	14 EXTENDAD 0214 6 EXTENDAD	13 EXTENDAD 0213 5 EXTENDAD	12 EXTENDAD 0212 4 EXTENDAD	EXTENDAD 0211 3 EXTENDAD	EXTENDAD 0210 2 EXTENDAD	EXTENDAD 029 1 EXTENDAD	EXTENDAD 028 0 EXTENDAD
Symbol BBEXTEND AD02 (001DH)	15 EXTENDAD 0215 7 EXTENDAD	14 EXTENDAD 0214 6 EXTENDAD	13 EXTENDAD 0213 5 EXTENDAD	12 EXTENDAD 0212 4 EXTENDAD	EXTENDAD 0211 3 EXTENDAD	EXTENDAD 0210 2 EXTENDAD	EXTENDAD 029 1 EXTENDAD	EXTENDAD 028 0 EXTENDAD
Symbol BBEXTEND AD02 (001DH)	15 EXTENDAD 0215 7 EXTENDAD	14 EXTENDAD 0214 6 EXTENDAD 026	13 EXTENDAD 0213 5 EXTENDAD 025	12 EXTENDAD 0212 4 EXTENDAD	EXTENDAD 0211 3 EXTENDAD 023	EXTENDAD 0210 2 EXTENDAD	EXTENDAD 029 1 EXTENDAD	EXTENDAD 028 0 EXTENDAD



Figure 3 - 26 Format of Extended Address Registers 0 (BBEXTENDAD00 to BBEXTENDAD03) (2/2)

	,							
Symbol	15	14	13	12	11	10	9	8
BBEXTEND	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD
AD01	0115	0114	0113	0112	0111	0110	019	018
(001BH)								
	7	6	5	4	3	2	1	0
(001AH)	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD
	017	016	015	014	013	012	011	010
	_							
	EXTENDA	AD0115 to	Bits 31 to 16	of extended a	ddress			
	EXTENI	DAD010						
Address: 0	019H, 0018H	After reset:	0000H R/	W				
Symbol	15	14	13	12	11	10	9	8
BBEXTEND	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD
AD00	0015	0014	0013	0012	0011	0010	009	008
(0019H)								
	7	6	5	4	3	2	1	0
(0018H)	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD
	007	006	005	004	003	002	001	000
	EXTEND	AD0015 to	Bits 15 to 0 o	of extended ad	dress			
	EXTENI	DAD000						

Address: 001BH, 001AH After reset: 0000H R/W



3.4.21 Timer read registers 0 and 1 (BBTIMEREAD0 and BBTIMEREAD1)

These registers are used to read the current value of the 32-bit timer. Be sure to start reading from the lowest-order byte. The counted value is latched when the lowest-order byte at address 0020H is read, so continue by reading the higher-order bytes. When the value read from the lowest-order byte at address 0020H is 00H, re-read from the lowest-order byte at the given address. Note that re-reading from the lowest-order byte should be done before the counter has counted to 256 so that the value of the lowest-order byte becomes 00H. The value of these registers following a reset is 0000H.




Figure 3 - 27	Format of Timer Read Register 0	(BBTIMEREAD0)
---------------	---------------------------------	---------------

Figure 3 - 28 Format of Timer Read Register 1 (BBTIMEREAD1)

Address: 0	Address: 0023H, 0022H After reset: 0000H R								
Symbol	15	14	13	12	11	10	9	8	
BBTIMERE	TIMEREAD1	TIMEREAD1	TIMEREAD1	TIMEREAD1	TIMEREAD1	TIMEREAD1	TIMEREAD1	TIMEREAD1	
AD1	15	14	13	12	11	10	9	8	
(0023H)									
	7	6	5	4	3	2	1	0	
(0022H)	TIMEREAD1	TIMEREAD1	TIMEREAD1	TIMEREAD1	TIMEREAD1	TIMEREAD1	TIMEREAD1	TIMEREAD1	
	7	6	5	4	3	2	1	0	
	TIMERE	AD115 to	Higher-order	bits of 32-bit t	imer value (bit	s 31 to 16)			

TIMEREAD10



3.4.22 Timer comparison registers 0 and 1 (BBTCOMP0REG0 to BBTCOMP2REG0 and BBTCOMP0REG1 to BBTCOMP2REG1)

These registers are used to specify the values to be compared with the 32-bit timer. There are three channels of registers. All channels are individually compared with the 32-bit timer. The value of these registers following a reset is 0000H.

Figure 3 - 29 Format of Timer Comparison Registers 0 (BBTCOMPnREG0)

Address: 002DH, 002CH (BBTCOMP2REG0), 0029H, 0028H (BBTCOMP1REG0), 0025H, 0024H (BBTCOMP0REG0) After reset: 0000H R/W

Symbol	15	14	13	12	11	10	9	8
BBTCOMP nREG0 (002DH) (0029H) (0025H)	TCOMPn REG015	TCOMPn REG014	TCOMPn REG013	TCOMPn REG012	TCOMPn REG011	TCOMPn REG010	TCOMPn REG09	TCOMPn REG08
	7	6	5	4	3	2	1	0
(002CH) (0028H) (0024H)	TCOMPn REG07	TCOMPn REG06	TCOMPn REG05	TCOMPn REG04	TCOMPn REG03	TCOMPn REG02	TCOMPn REG01	TCOMPn REG00
	TCOMPnF TCOMP		Lower-order	bits of 32-bit c	omparison val	ue (bits 15 to 0))	

Caution n = 0 to 2



Figure 3 - 30 Format of Timer Comparison Registers 1 (BBTCOMPnREG1)

Address: 002FH, 002EH (BBTCOMP2REG1), 002BH, 002AH (BBTCOMP1REG1), 0027H, 0026H (BBTCOMP0REG1) After reset: 0000H R/W

Symbol	15	14	13	12	11	10	9	8
BBTCOMP	TCOMPn							
nREG1 (002FH) (002BH) (0027H)	REG115	REG114	REG113	REG112	REG111	REG110	REG19	REG18
	7	6	5	4	3	2	1	0
(002EH)	TCOMPn							
(002AH) (0026H)	REG17	REG16	REG15	REG14	REG13	REG12	REG11	REG10

TCOMPnREG115 to	Higher-order bits of 32-bit comparison value (bits 31 to 16)
TCOMPnREG10	

Caution n = 0 to 2



3.4.23 Timestamp registers 0 and 1 (BBTSTAMP0 and BBTSTAMP1)

These registers hold the timer count value that is stored when reception of packet data is started or completed or when transmission of packet data is completed. The timestamps of reception and transmission are separately stored, and the stamp value read switch bits are used to select the value to be read from these registers from among the reception start stamp, reception completion stamp, and transmission stamp. The timer value upon starting of the reception is automatically stored as a timestamp and it is retained until the reception of the next packet is started. The timer value upon completion of the reception is automatically stored as a timestamp and it is retained until the reception of the next packet is completed. The timestamp value corresponding to the save bank specified by the receive data save bank select bit is read from these registers. The timer value upon completion of the transmission is automatically stored as another timestamp and it is retained until the transmission of the next packet is completed. However, the transmission timestamp value is not updated during automatic ACK reply. The value of these registers following a reset is 0000H.




Figure 3 - 31 Format of Timestamp Register 0 (BBTSTAMP0)

Figure 3 - 32 Format of Timestamp Register 1 (BBTSTAMP1)

Address: 0	033H, 0032H	After reset:	0000H R					
Symbol	15	14	13	12	11	10	9	8
BBTSTAMP	TSTAMP115	TSTAMP114	TSTAMP113	TSTAMP112	TSTAMP111	TSTAMP110	TSTAMP19	TSTAMP18
1 (0033H)								
	7	6	5	4	3	2	1	0
(0032H)	TSTAMP17	TSTAMP16	TSTAMP15	TSTAMP14	TSTAMP13	TSTAMP12	TSTAMP11	TSTAMP10
-								
	TSTAMP115	to TSTAMP10	Higher-order	bits of 32-bit t	imer value (bit	s 31 to 16)		



3.4.24 Timer control register (BBTIMECON)

This register is used to control the timer in this device. The timer count enable bit controls the count operation of the 32-bit timer. Setting this bit to 1 enables the count operation. Clearing it to 0 stops the timer and initializes the timer count value to 0000000H. The COMP0 transmit trigger enable bit enables the start of RF transmission when the timer count value matches the value of the timer comparison registers 0 and 1 (BBTCOMP1REG0 and BBTCOMP1REG1). Transmission starts in 335 µs after the match. Be sure to set this bit in the IDLE state. The stamp timing switch bit selects the timing of getting the stamp of the timer count value. The value is updated upon the start of reception regardless of the address filter function when the start of reception is selected as the stamp timing. The COMP0 trigger select bit selects CSMA-CA as the function to be started when the COMP0 transmit trigger enable bit is enabled. The stamp value read switch bits select the value to be read from the time stamp registers from among the reception start stamp value, reception completion stamp value, and the transmission completion stamp value. The count source switch bit switches the count source for the timer between the prescaler output and the data rate specified in the timing parameter data rate setting register. The COMP0-excess transmission enable bit is used to immediately place this device in the transmission start state if the timer count has already exceeded the comp 0 value when the value is specified in timer comparison registers 0 and 1 (BBTCOMP1REG0 and BBTCOMP1REG1) while the COMP0 transmit trigger enable bit is set (enabled). The value of this register following a reset is 00H.



Address: 0034H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBTIME	PASSSTART	CNTSRC	STAMPRD	STAMPRD	COMP0TRG	STAMPTIM	COMP0TRG	TIMEEN
CON	EN	SEL	SEL1	SEL0	SEL	SEL		

Figure 3 - 33 Format of Timer Control Register (BBTIMECON)

PASSSTART	COMP0-excess transmission enable
EN	
0	Transmission is disabled.
1	Transmission is enabled.

CNTSRC	Count source switch
SEL	
0	Prescaler output (1 µs)
1	Data rate specified in the timing parameter data rate setting register

STAMPRD	STAMPRD	Stamp value read switch		
SEL1	SEL0			
0	0	Reception start stamp value		
0	1	Reception completion stamp value		
1	0	Transmission completion stamp value		
1	1			

COMP0TRG	COMP0 trigger select
SEL	
0	Transmit trigger
1	CSMA-CA trigger

STAMPTIM	Stamp timing switch
SEL	
0	Start of reception
1	Generation of frame length interrupt

COMP0TRG	COMP0 transmit trigger enable
0	Transmit trigger is disabled.
1	Transmit trigger is enabled.

TIMEEN	Timer count enable
0	Counting by the timer is stopped.
1	Counting by the timer is enabled.



3.4.25 Backoff period register (BBBOFFPROD)

This register is used to control the backoff period. The automatic random backoff period enable bit is used to automatically generate random values by using the value specified in the backoff period register 2 as the initial value to set the backoff period value in the CSMA-CA circuit. Set a random value in backoff period register 2 and then set the automatic random backoff period enable bit in the backoff period register to 1. The value of this register following a reset is 00H.

Figure 3 - 34 Format of Backoff Period Register (BBBOFFPROD)

Address: 0035H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBBOFF	0	0	0	0	0	0	0	BOFFPROD
PROD								EN

BOFFPROD	Automatic random backoff period enable
EN	
0	Automatic generation of random values is disabled.
1	Automatic generation of random values is enabled.



3.4.26 Timing parameter data rate setting register (BBPARAMRATE)

This register is used to set the data rate for timing parameters such as the count sources of the timer and backoff period. Specify the value corresponding to the desired data rate shown in Table 3 - 2. The extended data rate enable bit enables the setting of the data rate in the extended data rate setting register. The value of this register following a reset is 00H.

Figure 3 - 35 Format of Timing Parameter Data Rate Setting Register (BBPARAMRATE)

Address: 0036H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBPARAM	0	0	0	0	EXTRATE	PARAM	PARAM	PARAM
RATE					EN	RATE2	RATE1	RATE0

EX	TRATE	Extended data rate enable
	EN	
	0	Extended data rate is disabled.
	1	Extended data rate is enabled.

PARAMRATE2 to	Timing parameter data rate setting
PARAMRATE0	
_	These bits set the data rate for timing parameters.

Caution When writing to this register, set bits 7 to 4 to the value 0.

	Value		Data Rate	Cycle
PARAM	PARAM	PARAM		
RATE2	RATE1	RATE0		
0	0	0	1000 kbps	1 µs
0	0	1	100 kchip/s	320 µs
0	1	0	10 kbps	100 µs
0	1	1	20 kbps	50 µs
1	0	0	50 kbps	20 µs
1	0	1	100 kbps	10 µs
1	1	0	150 kbps	6.667 µs
1	1	1	200 kbps	5 μs

Table 3 - 2 Data Rate Setting



3.4.27 Extended data rate setting register (BBEXTRATE)

This register is used to set the value other than those set by the PARAMRATE2 to PARAMRATE0 bits in the timing parameter data rate setting register (BBPARAMRATE). The extended data rate enable bit enables the setting of this register.

Data rate [bps] = (48 MHz / 2) / the extended data rate

The value of this register following a reset is 00F0H.

Figure 3 - 36 Format of Extended Data Rate Setting Register (BBEXTRATE)

Address: 0039H, 0038H After reset: 00F0H R/W								
Symbol	15	14	13	12	11	10	9	8
BBEXT	EXTRATE	EXTRATE						
RATE	15	14	13	12	11	10	9	8
(0039H)								
	7	6	5	4	3	2	1	0
(0038H)	7 EXTRATE	6 EXTRATE	5 EXTRATE	4 EXTRATE	3 EXTRATE	2 EXTRATE	1 EXTRATE	0 EXTRATE
(0038H)	-	-	-		-	_	1 EXTRATE 1	-
(0038H)	-	EXTRATE	EXTRATE	EXTRATE	EXTRATE	EXTRATE	1 EXTRATE 1	EXTRATE

EXTRATE15 to EXTRATE0 Bits 15 to 0 of the extended data rate



3.4.28 CSMA control register 3 (BBCSMACON3)

This register is used to control the CSMA-CA operation. The macMinBE value is specified in the BEMIN bits. Set the BEMIN bits to a smaller value than that of the BEMAX bits. The minimum value is 0H. To proceed CCA, specify a value other than 0H. The value of this register following a reset is 03H.

Figure 3 - 37 Format of CSMA Control Register 3 (BBCSMACON3)

Address: 003EH After reset: 03H		r reset: 03H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBCSMA	0	0	0	0	BEMIN3	BEMIN2	BEMIN1	BEMIN0
CON3								

BEMIN3 to	BEMIN (macMinBE value)
BEMIN0	

Caution When writing to this register, set bits 7 to 4 to the value 0.

3.4.29 Calibration register (BBCAL)

This register is used to control calibration. Set the calibration start bit to start calibration. The value of this register following a reset is 00H.

Figure 3 - 38 Format of Calibration Register (BBCAL)

Address: 003FH After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBCAL	0	0	0	0	0	0	0	CALSTART


CALSTART	Calibration start
0	Nothing proceeds.
1	Calibration is started.


Caution When writing to this register, set bits 7 to 1 to the value 0.



3.4.30 ACK reply time setting register (ACKRTNTIM)

This register is used to set the ACK reply time in the non-beacon mode. Set a value from 0001H to FFFFH in this register. The value of this register following a reset is 0002H.







Example of setting: Non-beacon mode

Only use the ACK reply time setting register to set the time from the completion of packet reception to the assertion of the transmission trigger signal. The initial value is 0002H, that is, 2 data rate time^{Note}. The setting is possible in 1 data rate time^{Note} units (1H = 1 data rate time^{Note}).

Note: The rate time depends on the value specified in the timing parameter data rate setting register. In the non-beacon mode, the 10-bit timer counter for ACK reply mode starts counting from 000H when reception is completed, and the counter stops and the transmission trigger signal is asserted when the timer count reaches the value specified in the ACK reply time setting register.







3.4.31 Automatic switching to reception comparison register (AUTORCVCNT)

This register is used to set the time until the reception trigger signal is asserted for automatic switching to reception after the completion of transmission or reception when the automatic receive switch mode is specified. The initial value is 000AH, that is, 10 data rate time^{Note}. The setting is possible in 1 data rate time^{Note} units (1H = 1 data rate time^{Note}).

Note: The rate time depends on the value specified in the timing parameter data rate setting register. Set a value from 0001H to FFFFH in this register. The value of this register following a reset is 000AH.

Address: 0	049H, 0048H	After reset:	000AH R/	W				
Symbol	15	14	13	12	11	10	9	8
AUTORCV	AUTORCV	AUTORCV	AUTORCV	AUTORCV	AUTORCV	AUTORCV	AUTORCV	AUTORCV
CNT	CNT15	CNT14	CNT13	CNT12	CNT11	CNT10	CNT9	CNT8
(0049H)								
	7	6	5	4	3	2	1	0
(0048H)	AUTORCV	AUTORCV	AUTORCV	AUTORCV	AUTORCV	AUTORCV	AUTORCV	AUTORCV
	CNT7	CNT6	CNT5	CNT4	CNT3	CNT2	CNT1	CNT0
	AUTORCVCNT15 to Time until the transmission trigger signal is asserted							
	AUTOR	CVCNT0						

Figure 3 - 41 Format of Automatic Switching to Reception Comparison Register (AUTORCVCNT)

Figure 3 - 42 Count Operation Specified by the Automatic Switching to Reception Comparison Register

		18	85 µs + S	pecified value + α^{Note}	_
		α		185 µs	•
Communication state	RX or TX		-		RX
Counter value					
Reception trigger signal					
				1	
				y the automatic comparison register is	counted.
Note: α varie	es by several da	ata rate	e time.		



3.4.32 Backoff cycle register (BOFFPERIOD)

This register is used to set the backoff cycle. The initial value is 0071H, that is, 113 data rate time^{Note}. The setting is possible in 1 data rate time^{Note} units (1H = 1 data rate time^{Note}).

Note: The rate time depends on the value specified in the timing parameter data rate setting register.

Set a value from 000FH to FFFFH in this register. The value of this register following a reset is 0071H.

Address: 0	Address: 004BH, 004AH After reset: 0071H R/W									
Symbol	15	14	13	12	11	10	9	8		
BOFFPERI	BOFF	BOFF	BOFF	BOFF	BOFF	BOFF	BOFF	BOFF		
OD	PERIOD15	PERIOD14	PERIOD13	PERIOD12	PERIOD11	PERIOD10	PERIOD9	PERIOD8		
(004BH)										
	7	6	5	4	3	2	1	0		
(004AH)	BOFF	BOFF	BOFF	BOFF	BOFF	BOFF	BOFF	BOFF		
	PERIOD7	PERIOD6	PERIOD5	PERIOD4	PERIOD3	PERIOD2	PERIOD1	PERIOD0		
	BOFFPERIOD15 to Backoff cycle value									

Figure 3 - 43 Format of Backoff Cycle Register (BOFFPERIOD)

3.4.33 CSMA-CA end count register (CSMAENDCOUNT)

.

BOFFPERIOD0

This register is used to set the time between the completion of CCA and the transition to the idle state when the automatic CSMACA sequence is used. The initial value is 0080H, that is, 128 µs. The setting is possible in 1-µs units (1H = 1 µs). Set a value from 0002H to FFFFH in this register. The value of this register following a reset is 0080H.

Figure 3 - 44 Format of CSMA-CA End Count Register (CSMAENDCOUNT)

_ . . .

Address: 004DH, 004CH After rese			:: 0080H R	/W				
Symbol	15	14	13	12	11	10	9	8
CSMAEND	CSMAEND	CSMAEND	CSMAEND	CSMAEND	CSMAEND	CSMAEND	CSMAEND	CSMAEND
COUNT	COUNT15	COUNT14	COUNT13	COUNT12	COUNT11	COUNT10	COUNT9	COUNT8
(004DH)								
	7	6	5	4	3	2	1	0
(004CH)	CSMAEND	CSMAEND	CSMAEND	CSMAEND	CSMAEND	CSMAEND	CSMAEND	CSMAEND
	COUNT7	COUNT6	COUNT5	COUNT4	COUNT3	COUNT2	COUNT1	COUNT0
	CSMAENDO	COUNT15 to	Time betwee	n the completi	on of CCA and	I the transition	to the idle stat	ie
	CSMAEN	DCOUNT0						

.

3.4.34 CSMA-CA start count register (CSMASTACOUNT)

This register is used to adjust the timing of starting CCA when the automatic CSMA-CA sequence is in use. The initial value is 000EH, that is, 14 data rate time^{Note}. The setting is possible in 1 data rate time^{Note} units (1H = 1 data rate time^{Note}).

Note: The rate time depends on the value specified in the timing parameter data rate setting register.

Set a value from 0002H to FFFFH in this register. The value of this register following a reset is 000EH.

Figure 3 - 45	Format of CSMA-CA Start Count Register (CSMASTACOUNT)

Address: 004FH, 004EH		After reset	: 000EH R	/W				
Symbol	15	14	13	12	11	10	9	8
CSMASTA	CSMASTA	CSMASTA	CSMASTA	CSMASTA	CSMASTA	CSMASTA	CSMASTA	CSMASTA
COUNT	COUNT15	COUNT14	COUNT13	COUNT12	COUNT11	COUNT10	COUNT9	COUNT8
(004FH)								
	7	6	5	4	3	2	1	0
(004EH)	CSMASTA	CSMASTA	CSMASTA	CSMASTA	CSMASTA	CSMASTA	CSMASTA	CSMASTA
	COUNT7	COUNT6	COUNT5	COUNT4	COUNT3	COUNT2	COUNT1	COUNT0
CSMASTACOUNT15 to		Warm-up time before CCA is started						

CSMASTACOUNT15 to	Warm-up time before CCA is started
CSMASTACOUNT0	



3.4.35 Communication status register 1 (COMSTATE1)

This register is used to check various information on communication states. The transmission status, CCA status, and frame reception status bits indicate whether this device is in the transmission, CCA, and frame reception states, respectively.

Figure 3 - 46 Format of Communication Status Register 1 (COMSTATE1)

Address: 0	066H Afte	r reset: XXXX0	00XB R					
Symbol	7	6	5	4	3	2	1	0
COMSTAT	Х	х	Х	Х	FRCVSTATE	CCASTATE	TRNSTATE	х
E1								

FRCVSTATE	Frame reception status
0	Reception has not started.
1	Reception is in progress.

CCASTATE	CCA status
0	CCA has not started.
1	CCA is in progress.

TRNS	TATE	Transmission status
0)	Transmission has not started.
1		Transmission is in progress.

Caution An undefined value (X) is read from bits 0 and 7 to 4.



3.4.36 Communication status register 2 (COMSTATE2)

This register is used to check various information on communication states. The ACK reply status bit indicates whether this device is in the ACK reply operation state.

Figure 3 - 47 Format of Communication Status Register 2 (COMSTATE2)

Address: 0	067H Afte	r reset: XXXXX	XX0B R					
Symbol	7	6	5	4	3	2	1	0
COMSTAT	Х	Х	х	х	х	х	х	ACKSTATE
E2								


ACKSTATE	ACK reply status
0	ACK reply has not started.
1	ACK reply is in progress.


Caution An undefined value (X) is read from bits 7 to 1.



3.4.37 Evaluation control register (BBEVAREG)

This register is used to set the evaluation mode required to obtain the certification of conformance to technical standards. Setting both the continuous transmit mode bit and transmit trigger bit to 1 places this device in the continuous transmit mode. In this mode, data transmission is repeated for the number of data bytes specified in the transmitted frame length register minus the number of CRC bytes. Note that the data written to the transmission RAM are transmitted. The non-modulation switch bit can select the modulation signal or non-modulation signal. When using this bit, be sure to set the transmission method to FSK by the transmission method selection bit. Setting both the continuous receive mode bit and receive trigger bit to 1 places the device in the continuous receive mode. In this mode, the device does not enter the IDLE state but remains in the receive state after completing data reception. The value of this register following a reset is 00H.





CONTRX	Continuous receive mode
0	Normal operation
1	Continuous receive operation

NOMOD	Non-modulation switch
0	Modulation signal
1	Non-modulation signal

С	CONTTX	Continuous transmit mode
	0	Normal operation
	1	Continuous transmit operation

Caution When writing to this register, set bits 7 to 3 to the value 0.



3.4.38 Backoff period register 2 (BBBOFFPROD2)

This register is used to set a random value for the backoff period of CSMA-CA. Set a random value in backoff period bits 0 to 7, and then set the automatic random backoff period enable bit of the backoff period register to 1. Set a value from 01H to FFH in this register. The value of this register following a reset is 00H.

Figure 3 - 49 Format of Backoff Period Register 2 (BBBOFFPROD2)


Address: 0069H After reset: 00H			R/W					
Symbol	7	6	5	4	3	2	1	0
BBBOFF	BOFFPROD							
PROD2	7	6	5	4	3	2	1	0

BOFFPROD7 to	Backoff period value
BOFFPROD0	

3.4.39 Communication status register 3 (COMSTATE3)

This register indicates the communication state. The number of retransmissions can be read from the RETRNRD3 to RETRNRD0 bits when the automatic ACK receive mode is enabled. The number of times the last CCA was handled can be read from the CCARD2 to CCARD0 bits. The value of this register following a reset is 00H.

Figure 3 - 50 Format of Communication Status Register 3 (COMSTATE3)





3.4.40 ACK reception wait time setting register (ACKRCVWIT)

This register is used to set the ACK receive wait time after the data transmission. Data are retransmitted when there is no ACK reply even after a wait for the specified time. The initial value is 0300H, that is, 768 data rate time^{Note}. The setting is possible in 1 data rate time^{Note} units (1H = 1 data rate time^{Note}).

Note: The rate time depends on the value specified in the timing parameter data rate setting register.

The timing to detect ACK reception is switched by the ACK receive point setting bit. Set a value from 0001H to FFFFH in this register. The value of this register following a reset is 0300H.

Figure 3 - 51 Format of ACK Reception Wait Time Setting Register (ACKRCVWIT)


Address: 0071H, 0070H After reset: 0			: 0300H R/	W				
Symbol	15	14	13	12	11	10	9	8
ACKRCVWI	ACKRCV	ACKRCV	ACKRCV	ACKRCV	ACKRCV	ACKRCV	ACKRCV	ACKRCV
T (0071H)	WIT15	WIT14	WIT13	WIT12	WIT11	WIT10	WIT9	WIT8
	7	6	5	4	3	2	1	0
(0070H)	ACKRCV	ACKRCV	ACKRCV	ACKRCV	ACKRCV	ACKRCV	ACKRCV	ACKRCV
	WIT7	WIT6	WIT5	WIT4	WIT3	WIT2	WIT1	WIT0
	ACKRCVWIT15 to		ACK receive wait time					

3.4.41 Retransmission start comparison register (RETRNWUP)

ACKRCVWIT0

This register is used to set the wait time until a trigger for retransmission is generated. The initial value is 0004H, that is, 4 data rate time^{Note}. The setting is possible in 1 data rate time^{Note} units (1H = 1 data rate time^{Note}). Note: The rate time depends on the value specified in the timing parameter data rate setting register. Set a value from 0001H to FFFFH in this register. The value of this register following a reset is 0004H.


Figure 3 - 52 Format of Retransmission Start Comparison Register (RETRNWUP)





3.4.42 Received frame length register (BBRXFLEN)

This register holds the received frame length value. The value is stored once the packet data reception is started. The value is retained until the start of the next packet data reception. However, the register is updated when the address match is detected if the address filter is enabled. The value corresponding to the save bank specified by the receive data save bank select bit is read from this register. The value of this register following a reset is 0000H.





3.4.43 Received data counter register (BBRXCOUNT)

This register indicates the received data counter value. The number of received data bytes that have been stored in the reception RAM can be read from this register. The value is cleared to 0 when packet reception ends. When the value read from the lower-order byte at address 00A2H is 00H, re-read from the lower-order byte at the given address. Note that re-reading from the lower-order byte should be done before the counter has counted to 256 so that the value of the lower-order byte becomes 00H. The value of this register following a reset is 0000H.

Figure 3 - 54 Format of Received Data Counter Register (BBRXCOUNT)

15	14	13	12	11	10	9	8
0	0	0	0	0	RXCOUNT	RXCOUNT	RXCOUNT
					10	9	8
7	6	5	4	3	2	1	0
RXCOUNT	RXCOUNT	RXCOUNT	RXCOUNT	RXCOUNT	RXCOUNT	RXCOUNT	RXCOUNT
7	6	5	4	3	2	1	0
RXCOU	NT10 to	Received data counter value					
RXCO	UNT0						
	15 0 7 RXCOUNT 7 RXCOU	15 14 0 0 7 6 RXCOUNT RXCOUNT	15 14 13 0 0 0 7 6 5 RXCOUNT RXCOUNT RXCOUNT 7 6 5 RXCOUNT RXCOUNT RXCOUNT 8 8 8 9 8 8 9 8 8 9 8 8 9 8 8 9 8 8 9 8 8 9 8 8 9 8 8 9 8 8 9 9 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 <td< td=""><td>15 14 13 12 0 0 0 0 7 6 5 4 RXCOUNT RXCOUNT RXCOUNT RXCOUNT 7 6 5 4 RXCOUNT RXCOUNT RXCOUNT RXCOUNT RXCOUNT10 to Received data counter value</td><td>15 14 13 12 11 0 0 0 0 0 7 6 5 4 3 RXCOUNT RXCOUNT RXCOUNT RXCOUNT RXCOUNT 7 6 5 4 3 RXCOUNT RXCOUNT RXCOUNT 3 RXCOUNT Received data counter value 3</td><td>15 14 13 12 11 10 0 0 0 0 RXCOUNT 10 7 6 5 4 3 2 RXCOUNT RXCOUNT RXCOUNT RXCOUNT RXCOUNT 7 6 5 4 3 2 RXCOUNT RXCOUNT RXCOUNT RXCOUNT RXCOUNT 7 6 5 4 3 2 RXCOUNT 10 to</td><td>15 14 13 12 11 10 9 0 0 0 0 0 RXCOUNT RXCOUNT 0 0 0 0 0 0 RXCOUNT 9 7 6 5 4 3 2 1 RXCOUNT RXCOUNT RXCOUNT RXCOUNT RXCOUNT RXCOUNT 7 6 5 4 3 2 1 RXCOUNT RXCOUNT RXCOUNT RXCOUNT RXCOUNT 7 6 5 4 3 2 1 RXCOUNT 10 to</td></td<>	15 14 13 12 0 0 0 0 7 6 5 4 RXCOUNT RXCOUNT RXCOUNT RXCOUNT 7 6 5 4 RXCOUNT RXCOUNT RXCOUNT RXCOUNT RXCOUNT10 to Received data counter value	15 14 13 12 11 0 0 0 0 0 7 6 5 4 3 RXCOUNT RXCOUNT RXCOUNT RXCOUNT RXCOUNT 7 6 5 4 3 RXCOUNT RXCOUNT RXCOUNT 3 RXCOUNT Received data counter value 3	15 14 13 12 11 10 0 0 0 0 RXCOUNT 10 7 6 5 4 3 2 RXCOUNT RXCOUNT RXCOUNT RXCOUNT RXCOUNT 7 6 5 4 3 2 RXCOUNT RXCOUNT RXCOUNT RXCOUNT RXCOUNT 7 6 5 4 3 2 RXCOUNT 10 to	15 14 13 12 11 10 9 0 0 0 0 0 RXCOUNT RXCOUNT 0 0 0 0 0 0 RXCOUNT 9 7 6 5 4 3 2 1 RXCOUNT RXCOUNT RXCOUNT RXCOUNT RXCOUNT RXCOUNT 7 6 5 4 3 2 1 RXCOUNT RXCOUNT RXCOUNT RXCOUNT RXCOUNT 7 6 5 4 3 2 1 RXCOUNT 10 to

Address: 00A3H, 00A2H After reset: 0000H R



3.4.44 Transmitted frame length register (BBTXFLEN)

This register is used to set the frame length for transmission. Set the sum of the payload data length and CRC length (2 bytes or 4 bytes). When the automatic ACK reply function is enabled, ACK is automatically transmitted regardless of the frame length. Set a value from 0003H to 07FFH in this register. The value of this register following a reset is 0000H.



Address: 00A5H, 00A4H After reset: 0		: 0000H R/	/W					
Symbol	15	14	13	12	11	10	9	8
BBTXFLEN	0	0	0	0	0	TRNFLEN10	TRNFLEN9	TRNFLEN8
(00A5H)								
	7	6	5	4	3	2	1	0
(00A4H)	TRNFLEN7	TRNFLEN6	TRNFLEN5	TRNFLEN4	TRNFLEN3	TRNFLEN2	TRNFLEN1	TRNFLEN0
	TRNFLEN101	to TRNFLEN0	Frame length for transmission					

Caution When writing to this register, set bits 15 to 11 to the value 0.



3.4.45 Frequency setting register (BBFREQ)

This register is used to set a frequency. This register consists of 30 bits. The frequency ranged from 100 MHz to 1000 MHz can be set in 1-Hz steps. The initial value is 36FC3BA0H, that is, 922.5 MHz. Set a value from 337055C0H (863 MHz) to 37502800H (928 MHz) in this register. All four bytes should be specified in the order from the lowest to the highest address. The value of this register following a reset is 36FC3BA0H.

Address: 00ABH to 00A8H After			et: 36FC3BA0	H R/W				
Symbol	31	30	29	28	27	26	25	24
BBFREQ	0	0	FREQ29	FREQ28	FREQ27	FREQ26	FREQ25	FREQ24
(00ABH)								
	23	22	21	20	19	18	17	16
(00AAH)	FREQ23	FREQ22	FREQ21	FREQ20	FREQ19	FREQ18	FREQ17	FREQ16
_	15	14	13	12	11	10	9	8
(00A9H)	FREQ15	FREQ14	FREQ13	FREQ12	FREQ11	FREQ10	FREQ9	FREQ8
	7	6	5	4	3	2	1	0
(00A8H)	FREQ7	FREQ6	FREQ5	FREQ4	FREQ3	FREQ2	FREQ1	FREQ0
	FREQ29 to	o FREQ0	Frequency v	Frequency value				

Figure 3 - 56 Format of Frequency Setting Register (BBFREQ)

Caution When writing to this register, set bits 31 and 30 to the value 0.



3.4.46 IF frequency setting register (BBIFSET)

The IF frequency setting bit is used to set the IF frequency. The frequency offset enable bit enables the function of the SX shift frequency setting register. The IF frequency offset enable bit enables or disables the setting of the offset value for the IF frequency. The offset value is set according to the setting in IF frequency offset setting register 0 or 1. The IF frequency offset selection bit is used to select whether the value in IF frequency offset setting register 0 or 1 is to be used. The value of this register following a reset is 00H.

Figure 3 - 57 Format of IF Frequency Setting Register (BBIFSET)

Address: 0	0ACH Afte	r reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBIFSET	0	0	0	0	IFOFSTSEL	IFOFSTEN	SFOFSET	IFSET
							EN	

IFOFSTSEL	IF frequency offset selection
0	The value in IF frequency offset setting register 0 is to be used.
1	The value in IF frequency offset setting register 1 is to be used.

IFOFSTEN	IF frequency offset enable						
0	F frequency offset value setting is disabled.						
1	IF frequency offset value setting is enabled.						

SFOFSET	Frequency offset enable
EN	
0	Frequency shift setting is disabled.
1	Frequency shift setting is enabled.

IFSET	IF frequency setting
0	550 kHz
1	750 kHz

Caution When writing to this register, set bits 7 to 4 to the value 0.




3.4.47 IF frequency offset setting register 0 (BBIFOFST0)

The IF frequency offset 0 setting bits are used to set the offset value for the IF frequency. Specify a value in 2's complement representation. For example, 1H indicates 1 Hz. The specified value must be within the applicable range below.

• If the setting of the IF frequency setting bit is 0, that is, selecting 550 kHz: From -550 kHz to 1 MHz

• If the setting of the IF frequency setting bit is 1, that is, selecting 750 kHz: From -750 kHz to 1 MHz

The value of this register following a reset is 000000H.



0B6H to 00B4H	H After res	et: 000000H	R/W				
23	22	21	20	19	18	17	16
0	0	0	IFOFST0	IFOFST0	IFOFST0	IFOFST0	IFOFST0
			SET20	SET19	SET18	SET17	SET16
15	14	13	12	11	10	9	8
IFOFST0	IFOFST0	IFOFST0	IFOFST0	IFOFST0	IFOFST0	IFOFST0	IFOFST0
SET15	SET14	SET13	SET12	SET11	SET10	SET9	SET8
7	6	5	4	3	2	1	0
IFOFST0	IFOFST0	IFOFST0	IFOFST0	IFOFST0	IFOFST0	IFOFST0	IFOFST0
SET7	SET6	SET5	SET4	SET3	SET2	SET1	SET0
IFOFST0SET20 to			IF frequency offset 0 setting				
IFOFST	OSET0						
	23 0 15 IFOFST0 SET15 7 IFOFST0 SET7 IFOFST03	2322001514IFOFST0IFOFST0SET15SET1476IFOFST0IFOFST0SET7SET6	23 22 21 0 0 0 15 14 13 IFOFST0 IFOFST0 IFOFST0 SET15 SET14 SET13 7 6 5 IFOFST0 IFOFST0 IFOFST0 SET7 SET6 SET5 IFOFST0zer20 to IFOFST0 SET5	23 22 21 20 0 0 0 IFOFST0 15 14 13 12 IFOFST0 IFOFST0 IFOFST0 IFOFST0 SET15 SET14 SET13 SET12 7 6 5 4 IFOFST0 IFOFST0 IFOFST0 SET4 SET7 SET6 SET5 SET4 IFOFST0ZET20 to IFOFST0 SET4	23 22 21 20 19 0 0 0 IFOFST0 IFOFST0 15 14 13 12 11 IFOFST0 IFOFST0 IFOFST0 IFOFST0 SET19 15 14 13 12 11 IFOFST0 IFOFST0 IFOFST0 SET12 SET11 7 6 5 4 3 IFOFST0 IFOFST0 IFOFST0 IFOFST0 SET3 SET7 SET6 SET5 SET4 SET3 IFOFST0SET20 to IFOFST0 IForequence of the second	232221201918000IFOFST0IFOFST0IFOFST01011010101514131211101FOFST0IFOFST0IFOFST0IFOFST0IFOFST01FOFST0SET14SET13SET12SET11SET107654321FOFST0IFOFST0IFOFST0IFOFST0IFOFST0IFOFST0SET7SET6SET5SET4SET3SET3IFOFSTUSET6SET5SET4SET3SET3IFOFSTUIFOFST0SET5SET4SET3SET2	23 22 21 20 19 18 17 0 0 0 IFOFST0 IFOFST0 IFOFST0 IFOFST0 IFOFST0 15 14 13 12 11 10 9 IFOFST0 IFOFST0 IFOFST0 IFOFST0 IFOFST0 IFOFST0 SET15 SET14 SET13 SET12 SET11 SET10 SET9 7 6 5 4 3 2 1 IFOFST0 IFOFST0 IFOFST0 IFOFST0 SET13 SET13 SET15 SET14 SET13 SET12 SET11 SET10 SET9 7 6 5 4 3 2 1 IFOFST0 IFOFST0 IFOFST0 IFOFST0 IFOFST0 SET3 SET3 SET3 SET7 SET6 SET5 SET4 SET3 SET2 SET1 IFOFSTUS IFOFST0 to IFOFST0 SET4 SET3 SET2 SET1

Caution When writing to this register, set bits 23 to 21 to the value 0.

The offset value for the IF frequency




3.4.48 IF frequency offset setting register 1 (BBIFOFST1)

The IF frequency offset 1 setting bits are used to set the offset value for the IF frequency. Specify a value in 2's complement representation. For example, 1H indicates 1 Hz. The specified value must be within the applicable range below.

• If the setting of the IF frequency setting bit is 0, that is, selecting 550 kHz: From -550 kHz to 1 MHz

• If the setting of the IF frequency setting bit is 1, that is, selecting 750 kHz: From -750 kHz to 1 MHz

The value of this register following a reset is 000000H.



Address: 0	0BAH to 00B8H	H After res	et: 000000H	R/W				
Symbol	23	22	21	20	19	18	17	16
BBIFOFST1	0	0	0	IFOFST1	IFOFST1	IFOFST1	IFOFST1	IFOFST1
(00BAH)				SET20	SET19	SET18	SET17	SET16
	15	14	13	12	11	10	9	8
(00B9H)	IFOFST1	IFOFST1	IFOFST1	IFOFST1	IFOFST1	IFOFST1	IFOFST1	IFOFST1
	SET15	SET14	SET13	SET12	SET11	SET10	SET9	SET8
	7	6	5	4	3	2	1	0
(00B8H)	IFOFST1	IFOFST1	IFOFST1	IFOFST1	IFOFST1	IFOFST1	IFOFST1	IFOFST1
	SET7	SET6	SET5	SET4	SET3	SET2	SET1	SET0
-								
	IFOFST18	SET20 to			IF frequency of	offset 1 setting		
	IFOFST	1SET0						

Caution When writing to this register, set bits 23 to 21 to the value 0.

The offset value for the IF frequency




3.4.49 SX shift frequency setting register (BBSXSFTFREQ)

The SX shift frequency setting bits are used to set the amount of SX frequency shifting (1H = 1 kHz). The frequency offset enable bit enables the setting of this register.

```
000H: 0 kHz
001H: 1 kHz
002H: 2 kHz
:
0C8H: 200 kHz
:
7FFH: 2047 kHz
800H: 0 kHz
801H: -1 kHz
802H: -2 kHz
:
8C8H: -200 kHz
:
FFFH: -2047 kHz
```

```
The value of this register following a reset is 0000H.
```



Address: 00AEH, 00ADH After		After rese	t: 0000H R	2/W					
Symbol	15	14	13	12	11	10	9	8	
BBSXSFTF	0	0	0	0	SXSFTF	SXSFTF	SXSFT	SXSFTF	
REQ					REQ11	REQ10	FREQ9	REQ8	
(00AEH)									
	7	6	5	4	3	2	1	0	
(00ADH)	SXSFTF	SXSFTF	SXSFTF	SXSFTF	SXSFTF	SXSFTF	SXSFTF	SXSFTF	
	REQ7	REQ6	REQ5	REQ4	REQ3	REQ2	REQ1	REQ0	
_									
	SXSFTFF	REQ11 to			SX shift frequ	uency setting			
	SXSFT	FREQ0							
		_	These bits se	et the amount of	of SX frequenc	y shifting.			

Caution When writing to this register, set bits 15 to 12 to the value 0.


```
R02UH0006EJ0120 Rev.1.20
Apr. 28, 2023
```

3.4.50 CCA time register (CCATIME)

This register is used to set the time taken for the CCA processing. The initial value is 000DH, that is, 13 data rate time^{Note}. The setting is possible in 1 data rate time^{Note} units (1H = 1 data rate time^{Note}).

Note: The rate time depends on the value specified in the timing parameter data rate setting register.

Control applied by the setting of this register includes the time for auto gain control (AGC) processing. Up to 2000 data rate time can be specified. The value of this register following a reset is 000DH.





Caution The minimum value that can be specified in this register depends on the data rate. See the latest application note which specifies the recommended register settings for use with this product.



3.4.51 Transmitted data counter register (BBTXCOUNT)

This register indicates the transmitted data counter value. The number of transmit data bytes that have been transferred from the transmission RAM to the transmitter can be read from this register. The value is cleared to 0 when packet transmission ends. Be sure to read data in the order from the lower-order byte to the higher-order byte because the higher-order three bits are stored in this register at the timing when the lower eight bits are read. When the value read from the lower-order byte at address 00BCH is 00H, re-read from the lower-order byte at the given address. Note that re-reading from the lower-order byte should be done before the counter has counted to 256 so that the value of the lower-order byte becomes 00H. The value of this register following a reset is 0000H.

Address: 0	0BDH, 00BCH	After rese	et: 0000H F	R				
Symbol	15	14	13	12	11	10	9	8
BBTX	0	0	0	0	0	TRNCOUNT	TRNCOUNT	TRNCOUNT
COUNT						10	9	8
(00BDH)								
	7	6	5	4	3	2	1	0
(00BCH)	TRNCOUNT	TRNCOUNT	TRNCOUNT	TRNCOUNT	TRNCOUNT	TRNCOUNT	TRNCOUNT	TRNCOUNT
	7	6	5	4	3	2	1	0
	TRNCOL	JNT10 to	Transmitted	data counter v	alue			
	TRNCOUNT0							

Figure 3 - 62 Format of Transmitted Data Counter Register (BBTXCOUNT)



3.4.52 External device control register 0 (BBEXTCON0)

The CTX, CPS, and CSD signals can be output through GPIO port pins to control an external device such as a power amplifier. Output of the CTX, CPS, and CSD signals is enabled by the following bits in this register.

- Transmit CTX enable bit: CTX signal for transmission
- Receive CTX enable bit: CTX signal for reception
- Transmit CPS enable bit: CPS signal for transmission
- Receive CPS enable bit: CPS signal for reception
- Transmit CSD enable bit: CSD signal for transmission
- Receive CSD enable bit: CSD signal for reception

The output pins can be selected from among GPIO0 to GPIO12 by GPIO function selection registers 0 to 7. The value of this register following a reset is 00H.

(1) CTX signal

Setting the transmit CTX enable bit to 1 drives the CTX signal high once the time specified in the CTX set timing register has elapsed since a transmission trigger is set. The signal is driven low once the time specified in the CTX clear timing register has elapsed since the completion of transmission. Setting the receive CTX enable bit to 1 drives the signal high once a receive trigger is set, and it is driven low upon completion of the reception.

(2) CPS signal

Setting the transmit CPS enable bit to 1 drives the CPS signal high once the time specified in the CPS set timing register has elapsed since a transmission trigger is set. The signal is driven low once the time specified in the CPS clear timing register has elapsed since the completion of transmission. Setting the receive CPS enable bit to 1 drives the signal high once a receive trigger is set, and it is driven low upon completion of the reception.

(3) CSD signal

Setting the transmit CSD enable bit to 1 drives the CSD signal high once the time specified in the CSD set timing register has elapsed since a transmission trigger is set. The signal is driven low once the time specified in the CSD clear timing register has elapsed since the completion of transmission. Setting the receive CSD enable bit to 1 drives the signal high once a receive trigger is set, and it is driven low upon completion of the reception.



bol	7	6	5	4	3	2	1	0						
XT N0	0	0	RXCSDEN	TXCSDEN	RXCPSEN	TXCPSEN	RXCTXEN	TXCTXE						
	RXCSDEN			Re	ceive CSD ena	able								
	0	Signal is dis	abled.											
	1	Signal is en	abled.											
ТХС	TXCSDEN			Tra	nsmit CSD en	able								
	0	Signal is dis	Signal is disabled.											
	1	-	Signal is enabled.											
L														
	RXCPSEN	Receive CPS enable												
	0	Signal is disabled.												
	1	Signal is enabled.												
	TXCPSEN		Transmit CPS enable											
	0	Signal is dis	abled.											
	1	Signal is en	abled.											
	RXCTXEN			Re	ceive CTX ena	able								
	0	Signal is dis	sabled.											
	1	Signal is en												
Г	TXCTXEN			Tra	insmit CTX ena									
		Signal is dis	ablad	116		able								
	1	Signal is en												

Figure 3 - 63 Format of External Device Control Register 0 (BBEXTCON0)



3.4.53 External device control register 1 (BBEXTCON1)

The CTX, CPS, and CSD inversion bits are used to invert the CTX, CPS, and CSD signals, respectively. The value of this register following a reset is 00H.

Figure 3 - 64 Format of External Device Control Register 1 (BBEXTCON1)

Address: 0	Address: 00BFH After reset: 00H		R/W					
Symbol	7	6	5	4	3	2	1	0
BBEXT	0	0	0	0	0	CSDRVS	CPSRVS	CTXRVS
CON1								

CSDRVS	CSD inversion
0	Normal operation.
1	Signal is inverted.

CPSRVS	CPS inversion
0	Normal operation.
1	Signal is inverted.


CTXRVS	CTX inversion
0	Normal operation.
1	Signal is inverted.


Caution When writing to this register, set bits 7 to 3 to the value 0.



3.4.54 CTX set timing register (BBCTXSET)


This register is used to set the timing to drive the CTX signal for transmission to the high level when the transmit CTX enable bit is set (signal is enabled). The setting is possible in 1- μ s units (1H = 1 μ s). The value of this register following a reset is 0001H.





3.4.55 CTX clear timing register (BBCTXCLR)

This register is used to set the timing to drive the CTX signal for transmission to the low level when the transmit CTX enable bit is set (signal is enabled). The setting is possible in 1- μ s units (1H = 1 μ s). The value of this register following a reset is 0001H.




Address: 00C3H, 00C2H After reset: 0001H R/W									
Symbol	15	14	13	12	11	10	9	8	
BBCTXCLR	CTXCLR15	CTXCLR14	CTXCLR13	CTXCLR12	CTXCLR11	CTXCLR10	CTXCLR9	CTXCLR8	
(00C3H)									
	7	6	5	4	3	2	1	0	
(00C2H)	CTXCLR7	CTXCLR6	CTXCLR5	CTXCLR4	CTXCLR3	CTXCLR2	CTXCLR1	CTXCLR0	


CTXCLR15 to CTXCLR0	CTX clear timing
_	Time for driving CTX for transmission to the low level



3.4.56 CPS set timing register (BBCPSSET)

This register is used to set the timing to drive the CPS signal for transmission to the high level when the transmit CPS enable bit is set (signal is enabled). The setting is possible in 1- μ s units (1H = 1 μ s). The value of this register following a reset is 0001H.





3.4.57 CPS clear timing register (BBCPSCLR)

This register is used to set the timing to drive the CPS signal for transmission to the low level when the transmit CPS enable bit is set (signal is enabled). The setting is possible in 1- μ s units (1H = 1 μ s). The value of this register following a reset is 0001H.





Address: 0	Address: 00C7H, 00C6H After reset: 0001H R/W									
Symbol	15	14	13	12	11	10	9	8		
BBCPSCLR	CPSCLR15	CPSCLR14	CPSCLR13	CPSCLR12	CPSCLR11	CPSCLR10	CPSCLR9	CPSCLR8		
(00C7H)										
	7	6	5	4	3	2	1	0		
(00C6H)	CPSCLR7	CPSCLR6	CPSCLR5	CPSCLR4	CPSCLR3	CPSCLR2	CPSCLR1	CPSCLR0		
	CPSCLR15	CPSCLR15 to CPSCLR0 CPS clear timing								
	_	_	These bits se	et the timing to	drive the CPS	signal for tran	smission to th	e low level.		



3.4.58 CSD set timing register (BBCSDSET)


This register is used to set the timing to drive the CSD signal for transmission to the high level when the transmit CSD enable bit is set (signal is enabled). The setting is possible in 1- μ s units (1H = 1 μ s). The value of this register following a reset is 0001H.





3.4.59 CSD clear timing register (BBCSDCLR)

This register is used to set the timing to drive the CSD signal for transmission to the low level when the transmit CSD enable bit is set (signal is enabled). The setting is possible in 1- μ s units (1H = 1 μ s). The value of this register following a reset is 0001H.



Address: 00	0CBH, 00CAH	After rese	rt: 0001H	R/W				
Symbol	15	14	13	12	11	10	9	8
BBCSDCLR	CSDCLR15	CSDCLR14	CSDCLR13	CSDCLR12	CSDCLR11	CSDCLR10	CSDCLR9	CSDCLR8
(00CBH)								
_	7	6	5	4	3	2	1	0
(00CAH)	CSDCLR7	CSDCLR6	CSDCLR5	CSDCLR4	CSDCLR3	CSDCLR2	CSDCLR1	CSDCLR0
	CSDCLR15	to CSDCLR0			CSD cle	ar timing		
			These bits se	et the timing to	drive the CSE) signal for tran	smission to th	e low level.



3.4.60 Number-of-received-byte interrupt comparison register (BBRCVINTCOMP)

This register is used to generate interrupts depending on the number of received bytes. An interrupt request is generated when the number of received bytes stored in the reception RAM reaches the specified number. When a number-of-receive-byte interrupt is generated while the address filter is enabled, the received data are not stored in the reception RAM until an address filter interrupt is generated. Set a value from 0001H to 07FFH in this register. The value of this register following a reset is 0010H.

Figure 3 - 71 Format of Number-of-Received-Byte Interrupt Comparison Register (BBRCVINTCOMP)


8 RCVINT COMP8
_
COMP8
0
RCVINT
COMP0


Caution When writing to this register, set bits 15 to 11 to the value 0.



3.4.61 Backoff period total number register (BBBOPTOTAL)

This register indicates the total number of backoff periods in CSMA-CA. The maximum value to be counted is FFFH. The value of this register following a reset is 0000H.





3.4.62 CCA total number register (BBCCATOTAL)

This register indicates the total number of CCA operations in CSMA-CA. The maximum value to be counted is FFH. The value of this register following a reset is 00H.



Address: 0	0D6H Afte	r reset: 00H	R					
Symbol	7	6	5	4	3	2	1	0
BBCCATOT	CCATOTAL	CCATOTAL	CCATOTAL	CCATOTAL	CCATOTAL	CCATOTAL	CCATOTAL	CCATOTAL
AL	7	6	5	4	3	2	1	0

CCATOTAL7 to	Total number of CCA operations
CCATOTAL0	



3.4.63 Address filter extension address control register (BBADFCON)

The PAN coordinator 2 bit selects whether the received address matches the PAN coordinator address as an address filter condition for the second address. The frame pending 2 setting bit sets the value of the frame pending bit in the ACK data to be returned for the second address. The first address filter match monitor bit and second address filter match monitor bit are used to monitor the first address match and second address match, respectively. The values corresponding to the save bank specified by the receive data save bank select bit is read from these registers. When address extension is disabled by the address filter address extension bit, the values in the first and second address filter match monitor bits are invalid. When address extension is enabled by the address filter address extension bit, the values in the first and second address filter match monitor bits are invalid. When address extension is enabled by the address filter address extension bit, the values in the first and second address filter match monitor bits are invalid. When address extension is enabled by the address filter address extension bit, the values in the first and second address filter match monitor bits are invalid.

- Frame version: 00 or 01
- Frame type: Beacon frame
- No destination PAN ID or destination address
- The source PAN ID matches the value of either of the PAN identifier register 0 or 1, or either of the value of the PAN identifier register 0 or 1 is FFFFH.
- PANCORD bit = 0

The value of this register following a reset is 00H.



1

Figure 3 - 74 Format of Address Filter Extension Address Control Register (BBADFCON)

Address: 0	0DFH Afte	er reset: 00H	R/W ^{Note}					
Symbol	7	6	5	4	3	2	1	0
BBADF CON	0	0	0	0	ADFMONI2	ADFMONI1	FLMPEND2	PANCORD2
	ADFMONI2			Second ac	ldress filter ma	tch monitor		
	0	Second add	ress mismatch	1				
	1	Second addr	ress match					
		<u></u>						
	ADFMONI1			First add	ress filter matc	h monitor		
	0	First address	s mismatch					

FLMPEND2	Frame pending 2 setting
0	Frame pending bit = 0
1	Frame pending bit = 1

PANCORD2	PAN coordinator 2
0	The address is not for the PAN coordinator.
1	The address is for the PAN coordinator.

Note: Bits 3 and 2 are read-only.

First address match

Caution When writing to this register, set bits 7 to 4 to the value 0.



3.4.64 PAN identifier register 1 (BBPANID1)

This register is used to set the PAN identifier as a condition for filtering of the second address. It consists of 16 bits and the specified value is compared with the received PAN identifier to detect an address match. Set a value from 0000H to FFFFH in this register. The value of this register following a reset is FFFFH.




Figure 3 - 75 Format of PAN Identifier Register 1 (BBPANID1)

3.4.65 Short address register 1 (BBSHORTAD1)

This register is used to set the short address as a condition for filtering of the second address. It consists of 16 bits and the specified value is compared with the received short address to detect an address match. Set a value from 0000H to FFFFH in this register. The value of this register following a reset is FFFFH.

Figure 3 - 76 Format of Short Address Register 1 (BBSHORTAD1)

Address: 0	0E3H, 00E2H	After reset	: FFFFH R	2/W				
Symbol	15	14	13	12	11	10	9	8
BBSHORT	SHORTAD1	SHORTAD1	SHORTAD1	SHORTAD1	SHORTAD1	SHORTAD1	SHORTAD1	SHORTAD1
AD1	15	14	13	12	11	10	9	8
(00E3H)								
	7	6	5	4	3	2	1	0
(00E2H)	SHORTAD1	SHORTAD1	SHORTAD1	SHORTAD1	SHORTAD1	SHORTAD1	SHORTAD1	SHORTAD1
	7	6	5	4	3	2	1	0
	SHORT	AD115 to	Short addres	S				

SHORTAD115 to	Short address
SHORTAD10	



3.4.66 Extended address registers 1 (BBEXTENDAD10 to BBEXTENDAD13)

These registers are used to set the extended address as a condition for filtering of the second address. Four 16-bit registers are provided to specify a 64-bit address and the specified value is compared with the received extended address to detect an address match. Set a value from 0000H to FFFFH in these registers. The value of these registers following a reset is 0000H.

Figure 3 - 77 Format of Extended Address Registers 1 (BBEXTENDAD10 to BBEXTENDAD13) (1/2)

Address: 0	0EBH, 00EAH	After rese	t: 0000H R	2/W				
Symbol	15	14	13	12	11	10	9	8
BBEXTEND	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD
AD13	1315	1314	1313	1312	1311	1310	139	138
(00EBH)								
	7	6	5	4	3	2	1	0
(00EAH)	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD
	137	136	135	134	133	132	131	130
	EXTEND	AD1315 to	Bits 63 to 48	of extended a	ddress			
	EXTENI	DAD130						

Address: 00E9H, 00E8H After reset: 0000H R/W

EXTENDAD120

Symbol	15	14	13	12	11	10	9	8
BBEXTEND	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD
AD12	1215	1214	1213	1212	1211	1210	129	128
(00E9H)								
	7	6	5	4	3	2	1	0
(00E8H)	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD
	127	126	125	124	123	122	121	120
	EXTENDA	AD1215 to	Bits 47 to 32	of extended a	ddress			



Figure 3 - 77 Format of Extended Address Registers 1 (BBEXTENDAD10 to BBEXTENDAD13) (2/2)


,								
15	14	13	12	11	10	9	8	
EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	
1115	1114	1113	1112	1111	1110	119	118	
7	6	5	4	3	2	1	0	
EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	
117	116	115	114	113	112	111	110	
							_	
EXTENDA	AD1115 to	Bits 31 to 16	of extended a	ddress				
EXTEN	DAD110							
DE5H, 00E4H	After reset	: 0000H R/	W					
15	14	13	12	11	10	9	8	
EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD			EXTENDAD	EXTENDAD	
			LATENDAD	EXTENDAD	EXTENDAD	EXTENDAD	EXTENDAD	
1015	1014	1013	1012	EXTENDAD 1011	1010	109	108	
1015								
1015 7								
	1014	1013	1012	1011	1010	109	108	
7	1014 6	1013 5	1012 4	1011 3	1010 2	109 1	108 0	
7 EXTENDAD	1014 6 EXTENDAD	1013 5 EXTENDAD	1012 4 EXTENDAD	1011 3 EXTENDAD	1010 2 EXTENDAD	109 1 EXTENDAD	108 0 EXTENDAD	
7 EXTENDAD	1014 6 EXTENDAD	1013 5 EXTENDAD	1012 4 EXTENDAD	1011 3 EXTENDAD	1010 2 EXTENDAD	109 1 EXTENDAD	108 0 EXTENDAD	
7 EXTENDAD	1014 6 EXTENDAD 106	1013 5 EXTENDAD 105	1012 4 EXTENDAD	1011 3 EXTENDAD 103	1010 2 EXTENDAD	109 1 EXTENDAD	108 0 EXTENDAD	
	EXTENDAD 1115 7 EXTENDAD 117 EXTENDA EXTENI EXTENI 0E5H, 00E4H 15	EXTENDAD EXTENDAD 1115 1114 7 6 EXTENDAD EXTENDAD 117 116 EXTENDAD1115 to EXTENDAD1115 to EXTENDAD110 DE5H, 00E4H After reset 15 14	EXTENDAD 1115EXTENDAD 1114EXTENDAD 1113765765EXTENDAD 117EXTENDAD 116EXTENDAD 115EXTENDAD1115 to EXTENDAD110Bits 31 to 16DE5H, 00E4HAfter reset: 0000HR/ 13	EXTENDAD 1115EXTENDAD 1114EXTENDAD 1113EXTENDAD 111276547654EXTENDAD 117EXTENDAD 116EXTENDAD 115EXTENDAD 114EXTENDAD1115 to EXTENDAD110Bits 31 to 16 of extended a EXTENDAD110DE5H, 00E4HAfter reset: 0000HR/W15141312	EXTENDAD 1115EXTENDAD 1114EXTENDAD 1113EXTENDAD 1112EXTENDAD 11117654376543EXTENDAD 117EXTENDAD 116EXTENDAD 115EXTENDAD 116EXTENDAD 113EXTENDAD 114EXTENDAD1115 to EXTENDAD110Bits 31 to 16 of extended addressDE5H, 00E4HAfter reset: 0000HR/W1514131211	EXTENDAD 1115EXTENDAD 1114EXTENDAD 1113EXTENDAD 1112EXTENDAD 1111EXTENDAD 1111765432765432EXTENDAD 117EXTENDAD 116EXTENDAD 115EXTENDAD 116EXTENDAD 114EXTENDAD 113EXTENDAD 112EXTENDAD1115 to EXTENDAD110Bits 31 to 16 of extended addressEXTENDAD110DE5H, 00E4HAfter reset: 0000HR/W151413121110	EXTENDAD 1115EXTENDAD 1114EXTENDAD 1113EXTENDAD 1112EXTENDAD 1111EXTENDAD 1110EXTENDAD 11076543217654321EXTENDAD EXTENDAD 117EXTENDAD 116EXTENDAD 115EXTENDAD 114EXTENDAD 113EXTENDAD 112EXTENDAD 111EXTENDAD1115 to EXTENDAD110Bits 31 to 16 of extended addressEXTENDAD110	


Address: 00E7H, 00E6H After reset: 0000H R/W



3.4.67 Reception timeout register (BBTIMEOUT)

This register is used to set the time until a timeout occurs when ACK is not returned (PHR reception is not started) while the automatic receive mode with the timeout function is enabled. This register consists of 12 bits. Set a value from 0001H to 0FFFH in this register. The setting is possible in 1- μ s units (1H = 1 μ s). The value of this register following a reset is 07D0H, that is, 2 ms.





Caution When writing to this register, set bits 15 to 12 to the value 0.



3.4.68 INTOUT mode register (BBINTOUTMODE)

The INTOUT0 output sense switching bit can select the interrupt sense (high or low level) of the interrupt output from the port pin selected as the INTOUT0 output pin. The following interrupt source flags are automatically cleared upon completion of reception by setting the reception completion synchronized clearing bit.

- Frame length
- Address filtering
- Start reception
- AGC completion
- Preamble detection
- Carrier sense

The INTREQ0 selection bit can select whether the CSMA-CA completion interrupt or the CCA completion interrupt is the interrupt source assigned to the following bits.

• Respective bits 4 in the registers at 00F8H, 0100H, and 0108H

The INTREQ1 selection bit can select the frame length interrupt or the address filtering interrupt as the interrupt source assigned to the following bits.

- Respective bits 4 in the registers at 00F9H, 0101H, and 0109H
- Respective bits 5 in the registers at 00FAH, 0102H, and 010AH
- Respective bits 5 in the registers at 00FBH, 0103H, and 010BH

The INTREQ2 selection bit can select the CCA clearance interrupt or the reception canceled interrupt as the interrupt source assigned to the following bits.

• Respective bits 2 in the registers at 00FAH, 0102H, and 010AH

The following interrupt source flags are automatically cleared upon cancellation of reception if the setting of the reception canceling synchronized clearing bit is 1.

- Bank 0 reception completion
- Bank 1 reception completion
- Frame length
- Address filtering
- Start reception
- Number of received bytes
- AGC completion
- Preamble detection
- Carrier sense

The value of this register following a reset is 00H.



Address: 00F2H After reset: 00H R/W Symbol 7 6 5 0 4 3 2 1 BBINTOUT RCVCANCE INTREQ2 INTREQ1 INTREQ0 RCVFINCLR 0 0 INTOUT0 MODE LCLR SEL SEL SEL SEL

Figure 3 - 79	Format of INTOUT Mode Register (BBINTOUTMODE)
---------------	---

RCVCANCE	Reception canceling synchronized clearing
LCLR	
0	Interrupt source flags are not automatically cleared upon cancellation of reception.
1	Interrupt source flags are automatically cleared upon cancellation of reception.

INTREQ2	INTREQ2 selection	
SEL		
0	The CCA clearance interrupt is selected.	
1	The reception canceled interrupt is selected.	

INTREQ1	INTREQ1 selection
SEL	
0	The frame length interrupt is selected.
1	The address filtering interrupt is selected.

INTREQ0	INTREQ0 selection	
SEL		
0	The CSMA-CA completion interrupt is selected.	
1	The CCA completion interrupt is selected.	

RCVFINCLR	Reception completion synchronized clearing
0	Interrupt source flags are not automatically cleared upon completion of reception.
1	Interrupt source flags are automatically cleared upon completion of reception.

INTOUT0	INTOUT0 output sense switching	
SEL		
0	High level is an interrupt request.	
1	Low level is an interrupt request.	

Caution When writing to this register, set bits 2 and 1 to the value 0.



3.4.69 INTOUT0 interrupt source register 0 (BBINT0REQ0)

Upon the generation of an interrupt request due to a given interrupt source condition being satisfied while the corresponding interrupt request is enabled, the corresponding interrupt source flag is set to 1 to indicate generation of the interrupt request. Reading this bit only clears it to 0 after it has been read as 1. Dummy-read the bit to clear it because it is not writable. When the setting of at least one of the interrupt source flags in the INTOUT0 interrupt source registers 0 to 7 is 1, and the generation of the corresponding interrupt request is enabled, the 8 bytes of the INTOUT0 interrupt source registers 0 to 7 must be read consecutively with the SEN pin remaining at the low level. The values of these registers following a reset are undefined.

Figure 3 - 80 Format of INTOUT0 Interrupt Source Register 0 (BBINT0REQ0) (1/2)

Address: 00F4H After reset: XXH R								
Symbol	7	6	5	4	3	2	1	0
BBINT0	CSMA	FSYNC	TRN1	TRN0	CAL	TIM2	TIM1	TIM0
REQ0	INTREQ							

CSMA	CSMA-CA completion interrupt source flag	
INTREQ		
0	No interrupt request has been generated.	
1	An interrupt request has been generated.	

FSYNC	Frame synchronization transmission completion interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.

TRN1	Bank 1 transmission completion interrupt source flag	
INTREQ		
0	No interrupt request has been generated.	
1	An interrupt request has been generated.	

TRN0	Bank 0 transmission completion interrupt source flag	
INTREQ		
0	No interrupt request has been generated.	
1	An interrupt request has been generated.	

CAL	Calibration completion interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.



Figure 3 - 80 Format of INTOUT0 Interrupt Source Register 0 (BBINT0REQ0) (2/2)

TIM2	Timer comparison 2 interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.

TIM1	Timer comparison 1 interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.

TIM0	Timer comparison 0 interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.



3.4.70 INTOUT0 interrupt source register 1 (BBINT0REQ1)

Upon the generation of an interrupt request due to a given interrupt source condition being satisfied while the corresponding interrupt request is enabled, the corresponding interrupt source flag is set to 1 to indicate generation of the interrupt request. Reading this bit only clears it to 0 after it has been read as 1. Dummy-read the bit to clear it because it is not writable. When the setting of at least one of the interrupt source flags in the INTOUT0 interrupt source registers 0 to 7 is 1, and the generation of the corresponding interrupt request is enabled, the 8 bytes of the INTOUT0 interrupt source registers 0 to 7 must be read consecutively with the SEN pin remaining at the low level. The values of these registers following a reset are undefined.

Figure 3 - 81 Format of INTOUT0 Interrupt Source Register 1 (BBINT0REQ1) (1/2)

Address: 00F5H After reset: XXH R								
Symbol	7	6	5	4	3	2	1	0
BBINT0	TRNFIN	RCVLVL	MODESW	ROVR	ADRS	FL	RCV1	RCV0
REQ1	INTREQ							

TRNFIN	Frame transmission completion interrupt source flag		
INTREQ			
0	No interrupt request has been generated.		
1	An interrupt request has been generated.		

RCVLVL	Reception level interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.

MODESW	Mode switch reception completion interrupt source flag		
INTREQ			
0	No interrupt request has been generated.		
1	An interrupt request has been generated.		

ROVR	Reception overrun interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.

ADRS	Address filtering interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.



Figure 3 - 81 Format of INTOUT0 Interrupt Source Register 1 (BBINT0REQ1) (2/2)

FL	Frame length interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.

RCV1	Bank 1 reception completion interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.

RCV0	Bank 0 reception completion interrupt source flag					
INTREQ						
0	No interrupt request has been generated.					
1	An interrupt request has been generated.					



3.4.71 INTOUT0 interrupt source register 2 (BBINT0REQ2)

Upon the generation of an interrupt request due to a given interrupt source condition being satisfied while the corresponding interrupt request is enabled, the corresponding interrupt source flag is set to 1 to indicate generation of the interrupt request. Reading this bit only clears it to 0 after it has been read as 1. Dummy-read the bit to clear it because it is not writable. When the setting of at least one of the interrupt source flags in the INTOUT0 interrupt source registers 0 to 7 is 1, and the generation of the corresponding interrupt request is enabled, the 8 bytes of the INTOUT0 interrupt source registers 0 to 7 must be read consecutively with the SEN pin remaining at the low level. The values of these registers following a reset are undefined.

Figure 3 - 82 Format of INTOUT0 Interrupt Source Register 2 (BBINT0REQ2) (1/2)

Address: 00F6H After reset: XXH R								
Symbol	7	6	5	4	3	2	1	0
BBINT0	PREAMBL	CCA	AGC	RCVBYTE	RCVFIN	RCVSTA	TRNSTART	TRNBYTE
REQ2	INTREQ	INTREQ	INTREQ	INTREQ	INTREQ	INTREQ	INTREQ	INTREQ

PREAMBL	Preamble detection interrupt source flag				
INTREQ					
0	No interrupt request has been generated.				
1	An interrupt request has been generated.				

CCA	CCA completion interrupt source flag				
INTREQ					
0	No interrupt request has been generated.				
1	An interrupt request has been generated.				

AGC	AGC completion interrupt source flag				
INTREQ					
0	No interrupt request has been generated.				
1	An interrupt request has been generated.				

RCVBYTE	Number of received bytes interrupt source flag				
INTREQ					
0	No interrupt request has been generated.				
1	An interrupt request has been generated.				

RCVFIN	Frame reception completion interrupt source flag				
INTREQ					
0	No interrupt request has been generated.				
1	An interrupt request has been generated.				



Figure 3 - 82 Format of INTOUT0 Interrupt Source Register 2 (BBINT0REQ2) (2/2)

RCVSTA	Reception start interrupt source flag			
INTREQ				
0	No interrupt request has been generated.			
1	An interrupt request has been generated.			

TRNSTAR	Transmission start interrupt source flag				
TINTREQ					
0	No interrupt request has been generated.				
1	An interrupt request has been generated.				

TRNBYTE	Number of transmitted bytes interrupt source flag				
INTREQ					
0	No interrupt request has been generated.				
1	An interrupt request has been generated.				



3.4.72 INTOUT0 interrupt source register 3 (BBINT0REQ3)

Upon the generation of an interrupt request due to a given interrupt source condition being satisfied while the corresponding interrupt request is enabled, the corresponding interrupt source flag is set to 1 to indicate generation of the interrupt request. Reading this bit only clears it to 0 after it has been read as 1. Dummy-read the bit to clear it because it is not writable. When the setting of at least one of the interrupt source flags in the INTOUT0 interrupt source registers 0 to 7 is 1, and the generation of the corresponding interrupt request is enabled, the 8 bytes of the INTOUT0 interrupt source registers 0 to 7 must be read consecutively with the SEN pin remaining at the low level. The values of these registers following a reset are undefined.

Figure 3 - 83 Format of INTOUT0 Interrupt Source Register 3 (BBINT0REQ3) (1/2)

Address: 0	0F7H After	reset: XXH	R					
Symbol	7	6	5	4	3	2	1	0
BBINT0	CANCEL	х	х	TRNUNDRR	RCVTOUT	CCACLR	CCALIMIT	CS
REQ3	INTREQ			UNINTREQ	INTREQ	INTREQ	INTREQ	INTREQ

CANCEL	Reception canceled interrupt source flag			
INTREQ				
0	No interrupt request has been generated.			
1	An interrupt request has been generated.			

TRNUNDRR	Transmission underrun interrupt source flag
UNINTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.

RCVTOUT	Automatic reception timeout interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.

CCACLR	CCA clearance interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.

CCALIMIT	CCA limitation interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.



Figure 3 - 83 Format of INTOUT0 Interrupt Source Register 3 (BBINT0REQ3) (2/2)

CS	Carrier sense interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.



3.4.73 INTOUT0 interrupt source register 4 (BBINT0REQ4)

Upon the generation of an interrupt request due to a given interrupt source condition being satisfied while the corresponding interrupt request is enabled, the corresponding interrupt source flag is set to 1 to indicate generation of the interrupt request. Reading this bit only clears it to 0 after it has been read as 1. Dummy-read the bit to clear it because it is not writable. When the setting of at least one of the interrupt source flags in the INTOUT0 interrupt source registers 0 to 7 is 1, and the generation of the corresponding interrupt request is enabled, the 8 bytes of the INTOUT0 interrupt source registers 0 to 7 must be read consecutively with the SEN pin remaining at the low level. The values of these registers following a reset are undefined.

Figure 3 - 84 Format of INTOUT0 Interrupt Source Register 4 (BBINT0REQ4) (1/2)

Address: 00F8H After reset: XXH R								
Symbol	7	6	5	4	3	2	1	0
BBINT0	TRNFIN	TRNFSYNC	TRNSTART	CSMA	TRNUNDRR	TRNBYTE	TRN1	TRN0
REQ4	INTREQ	INTREQ	INTREQ	INTREQ	UNINTREQ	INTREQ	INTREQ	INTREQ

TRNFIN	Frame transmission completion interrupt source flag	
INTREQ		
0	No interrupt request has been generated.	
1	An interrupt request has been generated.	

TRNFSYNC	Frame synchronization transmission completion interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.

TRNSTART	Transmission start interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.

CSMA	CSMA-CA completion or CCA completion interrupt source flag	
INTREQ		
0	No interrupt request has been generated.	
1	An interrupt request has been generated.	

TRNUNDRR	Transmission underrun interrupt source flag
UNINTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.



Figure 3 - 84 Format of INTOUT0 Interrupt Source Register 4 (BBINT0REQ4) (2/2)

TRNBYTE	Number of transmitted bytes interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.

TRN1	Bank 1 transmission completion interrupt source flag				
INTREQ					
0	No interrupt request has been generated.				
1	An interrupt request has been generated.				

TRN0	Bank 0 transmission completion interrupt source flag				
INTREQ					
0	No interrupt request has been generated.				
1	An interrupt request has been generated.				



3.4.74 INTOUT0 interrupt source register 5 (BBINT0REQ5)

Upon the generation of an interrupt request due to a given interrupt source condition being satisfied while the corresponding interrupt request is enabled, the corresponding interrupt source flag is set to 1 to indicate generation of the interrupt request. Reading this bit only clears it to 0 after it has been read as 1. Dummy-read the bit to clear it because it is not writable. When the setting of at least one of the interrupt source flags in the INTOUT0 interrupt source registers 0 to 7 is 1, and the generation of the corresponding interrupt request is enabled, the 8 bytes of the INTOUT0 interrupt source registers 0 to 7 must be read consecutively with the SEN pin remaining at the low level. The values of these registers following a reset are undefined.

Figure 3 - 85 Format of INTOUT0 Interrupt Source Register 5 (BBINT0REQ5) (1/2)

Address: 00F9H After reset: XXH R									
Symbol	7	6	5	4	3	2	1	0	
BBINT0	RCVTOUT	RCVLVL	RCVFIN	FL	RCVSTART	PREAMBL	CS	AGC	
REQ5	INTREQ	INTREQ	INTREQ	INTREQ	INTREQ	INTREQ	INTREQ	INTREQ	

RCVTOUT	Automatic reception timeout interrupt source flag					
INTREQ						
0	No interrupt request has been generated.					
1	An interrupt request has been generated.					

RCVLVL	Reception level interrupt source flag					
INTREQ						
0	No interrupt request has been generated.					
1	An interrupt request has been generated.					

RCVFIN	Frame reception completion interrupt source flag					
INTREQ						
0	No interrupt request has been generated.					
1	An interrupt request has been generated.					

FL	Frame length or address filtering interrupt source flag				
INTREQ					
0	No interrupt request has been generated.				
1	An interrupt request has been generated.				

RCVSTART	Reception start interrupt source flag					
INTREQ						
0	No interrupt request has been generated.					
1	An interrupt request has been generated.					



Figure 3 - 85 Format of INTOUT0 Interrupt Source Register 5 (BBINT0REQ5) (2/2)

PREAMBL	Preamble detection interrupt source flag					
INTREQ						
0	No interrupt request has been generated.					
1	An interrupt request has been generated.					

CS	Carrier sense interrupt source flag						
INTREQ							
0	No interrupt request has been generated.						
1	An interrupt request has been generated.						

AGC	AGC completion interrupt source flag					
INTREQ						
0	No interrupt request has been generated.					
1	An interrupt request has been generated.					



3.4.75 INTOUT0 interrupt source register 6 (BBINT0REQ6)

Upon the generation of an interrupt request due to a given interrupt source condition being satisfied while the corresponding interrupt request is enabled, the corresponding interrupt source flag is set to 1 to indicate generation of the interrupt request. Reading this bit only clears it to 0 after it has been read as 1. Dummy-read the bit to clear it because it is not writable. When the setting of at least one of the interrupt source flags in the INTOUT0 interrupt source registers 0 to 7 is 1, and the generation of the corresponding interrupt request is enabled, the 8 bytes of the INTOUT0 interrupt source registers 0 to 7 must be read consecutively with the SEN pin remaining at the low level. The values of these registers following a reset are undefined.

Figure 3 - 86 Format of INTOUT0 Interrupt Source Register 6 (BBINT0REQ6) (1/2)

Address: 00FAH After re		r reset: XXH	R					
Symbol	7	6	5	4	3	2	1	0
BBINT0	RCVLVL	RCVFIN	FL	RCVSTART	CCALIMIT	CCACLR	CCA	CSMA
REQ6	INTREQ	INTREQ	INTREQ	INTREQ	INTREQ	INTREQ	INTREQ	INTREQ

RCVLVL	Reception level interrupt source flag	
INTREQ		
0	No interrupt request has been generated.	
1	An interrupt request has been generated.	

RCVFIN	Frame reception completion interrupt source flag			
INTREQ				
0	No interrupt request has been generated.			
1	An interrupt request has been generated.			

FL	Frame length or address filtering interrupt source flag		
INTREQ			
0	No interrupt request has been generated.		
1	An interrupt request has been generated.		

RCVSTART	Reception start interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.

CCALIMIT	CCA limitation interrupt source flag	
INTREQ		
0	No interrupt request has been generated.	
1	An interrupt request has been generated.	



Figure 3 - 86 Format of INTOUT0 Interrupt Source Register 6 (BBINT0REQ6) (2/2)

CCACLR	CCA clearance or reception canceled interrupt source flag			
INTREQ				
0	No interrupt request has been generated.			
1	An interrupt request has been generated.			

CCA	CCA completion interrupt source flag	
INTREQ		
0	No interrupt request has been generated.	
1	An interrupt request has been generated.	

CSMA	CSMA-CA completion interrupt source flag	
INTREQ		
0	No interrupt request has been generated.	
1	An interrupt request has been generated.	



3.4.76 INTOUT0 interrupt source register 7 (BBINT0REQ7)

Upon the generation of an interrupt request due to a given interrupt source condition being satisfied while the corresponding interrupt request is enabled, the corresponding interrupt source flag is set to 1 to indicate generation of the interrupt request. Reading this bit only clears it to 0 after it has been read as 1. Dummy-read the bit to clear it because it is not writable. When the setting of at least one of the interrupt source flags in the INTOUT0 interrupt source registers 0 to 7 is 1, and the generation of the corresponding interrupt request is enabled, the 8 bytes of the INTOUT0 interrupt source registers 0 to 7 must be read consecutively with the SEN pin remaining at the low level. The values of these registers following a reset are undefined.

Figure 3 - 87 Format of INTOUT0 Interrupt Source Register 7 (BBINT0REQ7) (1/2)

Address: 0	Address: 00FBH After reset: XXH R							
Symbol	7	6	5	4	3	2	1	0
BBINT0	RCVLVL	RCVFI	FL	RCVSTART	ROVR	RCVBYTE	RCV1	RCV0
REQ7	INTREQ	NINTREQ	INTREQ	INTREQ	INTREQ	INTREQ	INTREQ	INTREQ

RCVLVL	Reception level interrupt source flag	
INTREQ		
0	No interrupt request has been generated.	
1	An interrupt request has been generated.	

RCVFIN	Frame reception completion interrupt source flag	
INTREQ		
0	No interrupt request has been generated.	
1	An interrupt request has been generated.	

FL	Frame length or address filtering interrupt source flag		
INTREQ			
0	No interrupt request has been generated.		
1	An interrupt request has been generated.		

RCVSTART	Reception start interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.

ROVR	Reception overrun interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.



Figure 3 - 87 Format of INTOUT0 Interrupt Source Register 7 (BBINT0REQ7) (2/2)

RCVBYTE	Number of received bytes interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.

RCV1	Bank 1 reception completion interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.

RCV0	Bank 0 reception completion interrupt source flag
INTREQ	
0	No interrupt request has been generated.
1	An interrupt request has been generated.



3.4.77 INTOUT0 interrupt enable register 0 (BBINT0EN0)

An interrupt enable bit enables the output of an interrupt signal on the GPIO port pin selected as the INTOUT0 output pin upon the generation of the corresponding interrupt request. To enable the output of an interrupt signal, set the corresponding interrupt enable bit. The value of this register following a reset is 00H.

Figure 3 - 88 Format of INTOUT0 Interrupt Enable Register 0 (BBINT0EN0) (1/2)

Address: 00FCH After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBINT0	CSMA	FSYNC	TRN1	TRN0	CAL	TIM2	TIM1	TIM0
EN0	INTEN							

CSMA	CSMA-CA completion interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.

FSYNC	Frame synchronization transmission completion interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.

TRN1	Bank 1 transmission completion interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.

TRN0	Bank 0 transmission completion interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.

CAL	Calibration completion interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.

TIM2	Timer comparison 2 interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.



Figure 3 - 88 Format of INTOUT0 Interrupt Enable Register 0 (BBINT0EN0) (2/2)

TIM1 INTEN	Timer comparison 1 interrupt enable
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.

TIM0	Timer comparison 0 interrupt enable					
INTEN						
0	Interrupt signal output is disabled.					
1	Interrupt signal output is enabled.					



3.4.78 INTOUT0 interrupt enable register 1 (BBINT0EN1)

An interrupt enable bit enables the output of an interrupt signal on the GPIO port pin selected as the INTOUT0 output pin upon the generation of the corresponding interrupt request. To enable the output of an interrupt signal, set the corresponding interrupt enable bit. The value of this register following a reset is 00H.

Figure 3 - 89 Format of INTOUT0 Interrupt Enable Register 1 (BBINT0EN1) (1/2)

Address: 00FDH After		r reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBINT0	TRNFIN	RCVLVL	MODESW	ROVR	ADRS	FL	RCV1	RCV0
EN1	INTEN	INTEN	INTEN	INTEN	INTEN	INTEN	INTEN	INTEN

TRNFIN INTEN	Frame transmission completion interrupt enable			
0	Interrupt signal output is disabled.			
1	Interrupt signal output is enabled.			

RCVLVL	Reception level interrupt enable				
INTEN					
0	Interrupt signal output is disabled.				
1	Interrupt signal output is enabled.				

MODESW	Mode switch reception completion interrupt enable					
INTEN						
0	Interrupt signal output is disabled.					
1	Interrupt signal output is enabled.					

ROVR	Reception overrun interrupt enable					
INTEN						
0	Interrupt signal output is disabled.					
1	Interrupt signal output is enabled.					

ADRS	Address filtering interrupt enable			
INTEN				
0	Interrupt signal output is disabled.			
1	Interrupt signal output is enabled.			

FL INTEN	Frame length interrupt enable			
0	Interrupt signal output is disabled.			
1	Interrupt signal output is enabled.			



Figure 3 - 89 Format of INTOUT0 Interrupt Enable Register 1 (BBINT0EN1) (2/2)

RCV1	Bank 1 reception completion interrupt enable					
INTEN						
0	Interrupt signal output is disabled.					
1	Interrupt signal output is enabled.					

RCV0	Bank 0 reception completion interrupt enable				
INTEN					
0	Interrupt signal output is disabled.				
1	Interrupt signal output is enabled.				



3.4.79 INTOUT0 interrupt enable register 2 (BBINT0EN2)

An interrupt enable bit enables the output of an interrupt signal on the GPIO port pin selected as the INTOUT0 output pin upon the generation of the corresponding interrupt request. To enable the output of an interrupt signal, set the corresponding interrupt enable bit. The value of this register following a reset is 00H.

Figure 3 - 90 Format of INTOUT0 Interrupt Enable Register 2 (BBINT0EN2) (1/2)

Address: 0	0FEH Afte	r reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBINT0	PREAMBL	CCA	AGC	RCVBYTE	RCVFIN	RCVSTA	TRNSTART	TRNBYTE
EN2	INTEN	INTEN	INTEN	INTEN	INTEN	INTEN	INTEN	INTEN

PREAMBL	Preamble detection interrupt enable			
INTEN				
0	Interrupt signal output is disabled.			
1	Interrupt signal output is enabled.			

CCA	CCA completion interrupt enable			
INTEN				
0	Interrupt signal output is disabled.			
1	Interrupt signal output is enabled.			

AGC	AGC completion interrupt enable		
INTEN			
0	Interrupt signal output is disabled.		
1	Interrupt signal output is enabled.		

RCVBYTE	Number of received bytes interrupt enable			
INTEN				
0	Interrupt signal output is disabled.			
1	Interrupt signal output is enabled.			

RCVFIN	Frame reception completion interrupt enable			
INTEN				
0	Interrupt signal output is disabled.			
1	Interrupt signal output is enabled.			

RCVSTA	Reception start interrupt enable		
INTEN			
0	Interrupt signal output is disabled.		
1	Interrupt signal output is enabled.		



Figure 3 - 90 Format of INTOUT0 Interrupt Enable Register 2 (BBINT0EN2) (2/2)

TRNSTART	Transmission start interrupt enable			
INTEN				
0	Interrupt signal output is disabled.			
1	Interrupt signal output is enabled.			

TRNBYTE	Number of transmitted bytes interrupt enable			
INTEN				
0	Interrupt signal output is disabled.			
1	Interrupt signal output is enabled.			



3.4.80 INTOUT0 interrupt enable register 3 (BBINT0EN3)

An interrupt enable bit enables the output of an interrupt signal on the GPIO port pin selected as the INTOUT0 output pin upon the generation of the corresponding interrupt request. To enable the output of an interrupt signal, set the corresponding interrupt enable bit. The value of this register following a reset is 00H.

Figure 3 - 91 Format of INTOUT0 Interrupt Enable Register 3 (BBINT0EN3)

Address: 0	0FFH After	r reset: 00H	R/W ^{Note}					
Symbol	7	6	5	4	3	2	1	0
BBINT0	CANCEL	0	0	TRNUNDRR	RCVTOUT	CCACLR	CCALIMIT	CS
EN3	INTEN			UNINTEN	INTEN	INTEN	INTEN	INTEN

CANCEL	Reception canceled interrupt enable			
INTEN				
0	Interrupt signal output is disabled.			
1	Interrupt signal output is enabled.			

TRNUNDRR	Transmission underrun interrupt enable			
UNINTEN				
0	Interrupt signal output is disabled.			
1	Interrupt signal output is enabled.			

RCVTOUT	Automatic reception timeout interrupt enable			
INTEN				
0	Interrupt signal output is disabled.			
1	Interrupt signal output is enabled.			

CCACLR	CCA clearance interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.

CCALIMIT	CCA limitation interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.

CS	Carrier sense interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.

Caution When writing to this register, set bits 6 and 5 to the value 0.

3.4.81 INTOUT0 interrupt enable register 4 (BBINT0EN4)

An interrupt enable bit enables the output of an interrupt signal on the GPIO port pin selected as the INTOUT0 output pin upon the generation of the corresponding interrupt request. To enable the output of an interrupt signal, set the corresponding interrupt enable bit. The value of this register following a reset is 00H.

Figure 3 - 92 Format of INTOUT0 Interrupt Enable Register 4 (BBINT0EN4) (1/2)

Address: 0100H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBINT0	TRNFIN	TRNFSYNC	TRNSTART	CSMA	TRNUNDRR	TRNBYTE	TRN1	TRN0
EN4	INTEN	INTEN	INTEN	INTEN	UNINTEN	INTEN	INTEN	INTEN

TRNFIN	Frame transmission completion interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.

TRNFSYNC	Frame synchronization transmission completion interrupt enable		
INTEN			
0	Interrupt signal output is disabled.		
1	Interrupt signal output is enabled.		

TRNSTART	Transmission start interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.

CSMA	CSMA-CA completion or CCA completion interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.

TRNUNDRR	Transmission underrun interrupt enable		
UNINTEN			
0	Interrupt signal output is disabled.		
1	Interrupt signal output is enabled.		

TRNBYTE	Number of transmitted bytes interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.



Figure 3 - 92 Format of INTOUT0 Interrupt Enable Register 4 (BBINT0EN4) (2/2)

TRN1	Bank 1 transmission completion interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.

TRN0	Bank 0 transmission completion interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.



3.4.82 INTOUT0 interrupt enable register 5 (BBINT0EN5)

An interrupt enable bit enables the output of an interrupt signal on the GPIO port pin selected as the INTOUT0 output pin upon the generation of the corresponding interrupt request. To enable the output of an interrupt signal, set the corresponding interrupt enable bit. The value of this register following a reset is 00H.

Figure 3 - 93 Format of INTOUT0 Interrupt Enable Register 5 (BBINT0EN5) (1/2)

Address: 0101H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBINT0	RCVTOUT	RCVLVL	RCVFIN	FL	RCVSTART	PREAMBL	CS	AGC
EN5	INTEN	INTEN	INTEN	INTEN	INTEN	INTEN	INTEN	INTEN

RCVTOUT	Automatic reception timeout interrupt enable	
INTEN		
0	Interrupt signal output is disabled.	
1	Interrupt signal output is enabled.	

RCVLVL	Reception level interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.

RCVFIN	Frame reception completion interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.

FL	Frame length or address filtering interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.

RCVSTART	Reception start interrupt enable	
INTEN		
0	Interrupt signal output is disabled.	
1	Interrupt signal output is enabled.	

PREAMBL	Preamble detection interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.



Figure 3 - 93 Format of INTOUT0 Interrupt Enable Register 5 (BBINT0EN5) (2/2)

CS INTEN	Carrier sense interrupt enable
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.

AGC	AGC completion interrupt enable	
INTEN		
0	Interrupt signal output is disabled.	
1	Interrupt signal output is enabled.	



3.4.83 INTOUT0 interrupt enable register 6 (BBINT0EN6)

An interrupt enable bit enables the output of an interrupt signal on the GPIO port pin selected as the INTOUT0 output pin upon the generation of the corresponding interrupt request. To enable the output of an interrupt signal, set the corresponding interrupt enable bit. The value of this register following a reset is 00H.

Figure 3 - 94 Format of INTOUT0 Interrupt Enable Register 6 (BBINT0EN6) (1/2)

Address: 0102H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBINT0	RCVLVL	RCVFIN	FL	RCVSTART	CCALIMIT	CCACLR	CCA	CSMA
EN6	INTEN	INTEN	INTEN	INTEN	INTEN	INTEN	INTEN	INTEN

RCVLVL	Reception level interrupt enable	
INTEN		
0	Interrupt signal output is disabled.	
1	Interrupt signal output is enabled.	

RCVFIN	Frame reception completion interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.

FL	Frame length or address filtering interrupt enable	
INTEN		
0	Interrupt signal output is disabled.	
1	Interrupt signal output is enabled.	

RCVSTART	Reception start interrupt enable	
INTEN		
0	Interrupt signal output is disabled.	
1	Interrupt signal output is enabled.	

CCALIMIT	CCA limitation interrupt enable	
INTEN		
0	Interrupt signal output is disabled.	
1	Interrupt signal output is enabled.	

CCACLR	CCA clearance or reception canceled interrupt enable	
INTEN		
0	Interrupt signal output is disabled.	
1	Interrupt signal output is enabled.	



Figure 3 - 94 Format of INTOUT0 Interrupt Enable Register 6 (BBINT0EN6) (2/2)

CCA	CCA completion interrupt enable	
INTEN		
0	Interrupt signal output is disabled.	
1	Interrupt signal output is enabled.	

CSMA	CSMA-CA completion interrupt enable		
INTEN			
0	Interrupt signal output is disabled.		
1	Interrupt signal output is enabled.		



3.4.84 INTOUT0 interrupt enable register 7 (BBINT0EN7)

An interrupt enable bit enables the output of an interrupt signal on the GPIO port pin selected as the INTOUT0 output pin upon the generation of the corresponding interrupt request. To enable the output of an interrupt signal, set the corresponding interrupt enable bit. The value of this register following a reset is 00H.

Figure 3 - 95 Format of INTOUT0 Interrupt Enable Register 7 (BBINT0EN7) (1/2)

Address: 0103H After rese		reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBINT0	RCVLVL	RCVFIN	FL	RCVSTART	ROVR	RCVBYTE	RCV1	RCV0
EN7	INTEN	INTEN	INTEN	INTEN	INTEN	INTEN	INTEN	INTEN

RCVLVL	Reception level interrupt enable	
INTEN		
0	Interrupt signal output is disabled.	
1	Interrupt signal output is enabled.	

RCVFIN	Frame reception completion interrupt enable	
INTEN		
0	Interrupt signal output is disabled.	
1	Interrupt signal output is enabled.	

FL	Frame length or address filtering interrupt enable	
INTEN		
0	Interrupt signal output is disabled.	
1	Interrupt signal output is enabled.	

RCVSTART	Reception start interrupt enable	
INTEN		
0	Interrupt signal output is disabled.	
1	Interrupt signal output is enabled.	

ROVR	Reception overrun interrupt enable	
INTEN		
0	Interrupt signal output is disabled.	
1	Interrupt signal output is enabled.	

RCVBYTE	Number of received bytes interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.



Figure 3 - 95 Format of INTOUT0 Interrupt Enable Register 7 (BBINT0EN7) (2/2)

RCV1	Bank 1 reception completion interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.

RCV0	Bank 0 reception completion interrupt enable
INTEN	
0	Interrupt signal output is disabled.
1	Interrupt signal output is enabled.



3.4.85 INTOUT0 interrupt source enable register 0 (BBINT0REQEN0)

An interrupt source enable bit enables the generation of interrupt requests in response to the corresponding sources. Upon the generation of an interrupt request while the setting of the corresponding interrupt source enable bit is 1, the corresponding interrupt source flag is set to 1. The value of this register following a reset is 00H.

Figure 3 - 96 Format of INTOUT0 Interrupt Source Enable Register 0 (BBINT0REQEN0) (1/2)

Address: 0104H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBINT0	CSMA	FSYNC	TRN1	TRN0	CAL	TIM2	TIM1	TIM0
REQEN0	INTREQEN							

CSMA	CSMA-CA completion interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

FSYNC	Frame synchronization transmission completion interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

TRN1	Bank 1 transmission completion interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

TRN0	Bank 0 transmission completion interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

CAL	Calibration completion interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

TIM2	Timer comparison 2 interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.



Figure 3 - 96 Format of INTOUT0 Interrupt Source Enable Register 0 (BBINT0REQEN0) (2/2)

TIM1	Timer comparison 1 interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

TIM0	Timer comparison 0 interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.



3.4.86 INTOUT0 interrupt source enable register 1 (BBINT0REQEN1)

An interrupt source enable bit enables the generation of interrupt requests in response to the corresponding sources. Upon the generation of an interrupt request while the setting of the corresponding interrupt source enable bit is 1, the corresponding interrupt source flag is set to 1. The value of this register following a reset is 00H.

Figure 3 - 97 Format of INTOUT0 Interrupt Source Enable Register 1 (BBINT0REQEN1) (1/2)

Address: 0	105H After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBINT0	TRNFININT	RCVLVL	MODESW	ROVR	ADRS	FL	RCV1	RCV0
REQEN1	REQEN	INTREQEN	INTREQEN	INTREQEN	INTREQEN	INTREQEN	INTREQEN	INTREQEN

TRNFININT	Frame transmission completion interrupt source enable
REQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

RCVLVL	Reception level interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

MODESW	Mode switch reception completion interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

ROVR	Reception overrun interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

ADRS	Address filtering interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

FL	Frame length interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.



Figure 3 - 97 Format of INTOUT0 Interrupt Source Enable Register 1 (BBINT0REQEN1) (2/2)

RCV1	Bank 1 reception completion interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

RCV0	Bank 0 reception completion interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.



3.4.87 INTOUT0 interrupt source enable register 2 (BBINT0REQEN2)

An interrupt source enable bit enables the generation of interrupt requests in response to the corresponding sources. Upon the generation of an interrupt request while the setting of the corresponding interrupt source enable bit is 1, the corresponding interrupt source flag is set to 1. The value of this register following a reset is 00H.

Figure 3 - 98 Format of INTOUT0 Interrupt Source Enable Register 2 (BBINT0REQEN2) (1/2)

Address: 0106H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBINT0	PREAMBL	CCA	AGC	RCVBYTE	RCVFIN	RCVSTA	TRNSTART	TRNBYTE
REQEN2	INTREQEN							

PREAMBL	Preamble detection interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

CCA	CCA completion interrupt source enable			
INTREQEN				
0	Interrupt request generation is disabled.			
1	Interrupt request generation is enabled.			

AGC	AGC completion interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

RCVBYTE	Number of received bytes interrupt source enable			
INTREQEN				
0	Interrupt request generation is disabled.			
1	Interrupt request generation is enabled.			

RCVFIN	Frame reception completion interrupt source enable	
INTREQEN		
0	Interrupt request generation is disabled.	
1	Interrupt request generation is enabled.	

RCVSTA	Reception start interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.



Figure 3 - 98 Format of INTOUT0 Interrupt Source Enable Register 2 (BBINT0REQEN2) (2/2)

TRNSTART	Transmission start interrupt source enable	
INTREQEN		
0	Interrupt request generation is disabled.	
1	Interrupt request generation is enabled.	

TRNBYTE	Number of transmitted bytes interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.



3.4.88 INTOUT0 interrupt source enable register 3 (BBINT0REQEN3)

An interrupt source enable bit enables the generation of interrupt requests in response to the corresponding sources. Upon the generation of an interrupt request while the setting of the corresponding interrupt source enable bit is 1, the corresponding interrupt source flag is set to 1. The value of this register following a reset is 00H.

Figure 3 - 99 Format of INTOUT0 Interrupt Source Enable Register 3 (BBINT0REQEN3) (1/2)

Address: 0107H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBINT0	CANCEL	0	0	TRNUNDRR	RCVTOUT	CCACLR	CCALIMIT	CS
REQEN3	INTREQEN			UN	INTREQEN	INTREQEN	INTREQEN	INTREQEN
				INTREQEN				

CANCEL	Reception canceled interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

TRNUNDRR	Transmission underrun interrupt source enable
UN	
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

RCVTOUT	Automatic reception timeout interrupt source enable	
INTREQEN		
0	Interrupt request generation is disabled.	
1	Interrupt request generation is enabled.	

CCACLR	CCA clearance interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

CCALIMIT	CCA limitation interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.



Figure 3 - 99 Format of INTOUT0 Interrupt Source Enable Register 3 (BBINT0REQEN3) (2/2)

CS	Carrier sense interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

Caution When writing to this register, set bits 6 and 5 to the value 0.



3.4.89 INTOUT0 interrupt source enable register 4 (BBINT0REQEN4)

An interrupt source enable bit enables the generation of interrupt requests in response to the corresponding sources. Upon the generation of an interrupt request while the setting of the corresponding interrupt source enable bit is 1, the corresponding interrupt source flag is set to 1. The value of this register following a reset is 00H.

Figure 3 - 100 Format of INTOUT0 Interrupt Source Enable Register 4 (BBINT0REQEN4) (1/2)

Address: 0108H After reset: 00H			R/W					
Symbol	7	6	5	4	3	2	1	0
BBINT0	TRNFIN	TRNFSYNC	TRNSTART	CSMA	TRNUNDRR	TRNBYTE	TRN1	TRN0
REQEN4	INTREQEN	INTREQEN	INTREQEN	INTREQEN	UN	INTREQEN	INTREQEN	INTREQEN
					INTREQEN			

TRNFIN	Frame transmission completion interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

TRNFSYNC	Frame synchronization transmission completion interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

TRNSTART	Transmission start interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

CSMA	CSMA-CA completion or CCA completion interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

TRNUNDRR	Transmission underrun interrupt source enable
UN	
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.



Figure 3 - 100 Format of INTOUT0 Interrupt Source Enable Register 4 (BBINT0REQEN4) (2/2)

TRNBYTE	Number of transmitted bytes interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

TRN1	Bank 1 transmission completion interrupt source enable
INTREQEN	
0	Interrupt request generation is disabled.
1	Interrupt request generation is enabled.

TRN0	Bank 0 transmission completion interrupt source enable			
INTREQEN				
0	Interrupt request generation is disabled.			
1	Interrupt request generation is enabled.			



3.4.90 INTOUT0 interrupt source enable register 5 (BBINT0REQEN5)

An interrupt source enable bit enables the generation of interrupt requests in response to the corresponding sources. Upon the generation of an interrupt request while the setting of the corresponding interrupt source enable bit is 1, the corresponding interrupt source flag is set to 1. The value of this register following a reset is 00H.

Figure 3 - 101 Format of INTOUT0 Interrupt Source Enable Register 5 (BBINT0REQEN5) (1/2)

Address: 0109H After reset: 00H			R/W					
Symbol	7	6	5	4	3	2	1	0
BBINT0	RCVTOUT	RCVLVL	RCVFIN	FL	RCVSTART	PREAMBL	CS	AGC
REQEN5	INTREQEN							

RCVTOUT	Automatic reception timeout interrupt source enable					
INTREQEN						
0	Interrupt request generation is disabled.					
1	Interrupt request generation is enabled.					

RCVLVL	Reception level interrupt source enable					
INTREQEN						
0	Interrupt request generation is disabled.					
1	Interrupt request generation is enabled.					

RCVFIN	Frame reception completion interrupt source enable					
INTREQEN						
0	Interrupt request generation is disabled.					
1	Interrupt request generation is enabled.					

FL	Frame length or address filtering interrupt source enable					
INTREQEN						
0	Interrupt request generation is disabled.					
1	Interrupt request generation is enabled.					

RCVSTART	Reception start interrupt source enable			
INTREQEN				
0	Interrupt request generation is disabled.			
1	Interrupt request generation is enabled.			



Figure 3 - 101 Format of INTOUT0 Interrupt Source Enable Register 5 (BBINT0REQEN5) (2/2)

PREAMBL	Preamble detection interrupt source enable				
INTREQEN					
0	Interrupt request generation is disabled.				
1	Interrupt request generation is enabled.				

CS	Carrier sense interrupt source enable			
INTREQEN				
0	Interrupt request generation is disabled.			
1	Interrupt request generation is enabled.			

AGC	AGC completion interrupt source enable				
INTREQEN					
0	Interrupt request generation is disabled.				
1	Interrupt request generation is enabled.				



3.4.91 INTOUT0 interrupt source enable register 6 (BBINT0REQEN6)

An interrupt source enable bit enables the generation of interrupt requests in response to the corresponding sources. Upon the generation of an interrupt request while the setting of the corresponding interrupt source enable bit is 1, the corresponding interrupt source flag is set to 1. The value of this register following a reset is 00H.

Figure 3 - 102 Format of INTOUT0 Interrupt Source Enable Register 6 (BBINT0REQEN6) (1/2)

Address: 010AH After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBINT0	RCVLVL	RCVFIN	FL	RCVSTART	CCALIMIT	CCACLR	CCA	CSMA
REQEN6	INTREQEN							

RCVLVL	Reception level interrupt source enable				
INTREQEN					
0	nterrupt request generation is disabled.				
1	Interrupt request generation is enabled.				

RCVFIN	Frame reception completion interrupt source enable			
INTREQEN				
0	Interrupt request generation is disabled.			
1	Interrupt request generation is enabled.			

FL	Frame length or address filtering interrupt source enable			
INTREQEN				
0	Interrupt request generation is disabled.			
1	Interrupt request generation is enabled.			

RCVSTART	Reception start interrupt source enable		
INTREQEN			
0	Interrupt request generation is disabled.		
1	Interrupt request generation is enabled.		

CCALIMIT	CCA limitation interrupt source enable			
INTREQEN				
0	Interrupt request generation is disabled.			
1	Interrupt request generation is enabled.			



Figure 3 - 102 Format of INTOUT0 Interrupt Source Enable Register 6 (BBINT0REQEN6) (2/2)

CCACLR	CCA clearance or reception canceled interrupt source enable			
INTREQEN				
0	Interrupt request generation is disabled.			
1	Interrupt request generation is enabled.			

CCA	CCA completion interrupt source enable		
INTREQEN			
0	Interrupt request generation is disabled.		
1	Interrupt request generation is enabled.		

CSMA	CSMA-CA completion interrupt source enable		
INTREQEN			
0	Interrupt request generation is disabled.		
1	Interrupt request generation is enabled.		



3.4.92 INTOUT0 interrupt source enable register 7 (BBINT0REQEN7)

An interrupt source enable bit enables the generation of interrupt requests in response to the corresponding sources. Upon the generation of an interrupt request while the setting of the corresponding interrupt source enable bit is 1, the corresponding interrupt source flag is set to 1. The value of this register following a reset is 00H.

Figure 3 - 103 Format of INTOUT0 Interrupt Source Enable Register 7 (BBINT0REQEN7) (1/2)

Address: 010BH After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBINT0	RCVLVL	RCVFIN	FL	RCVSTART	ROVR	RCVBYTE	RCV1	RCV0
REQEN7	INTREQEN							

RCVLVL	Reception level interrupt source enable			
INTREQEN				
0	nterrupt request generation is disabled.			
1	Interrupt request generation is enabled.			

RCVFIN	Frame reception completion interrupt source enable			
INTREQEN				
0	Interrupt request generation is disabled.			
1	Interrupt request generation is enabled.			

FL	Frame length or address filtering interrupt source enable			
INTREQEN				
0	Interrupt request generation is disabled.			
1	Interrupt request generation is enabled.			

RCVSTART	Reception start interrupt source enable		
INTREQEN			
0	Interrupt request generation is disabled.		
1	Interrupt request generation is enabled.		

ROVR	Reception overrun interrupt source enable					
INTREQEN						
0	Interrupt request generation is disabled.					
1	Interrupt request generation is enabled.					



Figure 3 - 103 Format of INTOUT0 Interrupt Source Enable Register 7 (BBINT0REQEN7) (2/2)

RCVBYTE	Number of received bytes interrupt source enable					
INTREQEN						
0	Interrupt request generation is disabled.					
1	Interrupt request generation is enabled.					

RCV1	Bank 1 reception completion interrupt source enable					
INTREQEN						
0	Interrupt request generation is disabled.					
1	Interrupt request generation is enabled.					

RCV0	Bank 0 reception completion interrupt source enable					
INTREQEN						
0	Interrupt request generation is disabled.					
1	Interrupt request generation is enabled.					



3.4.93 Number-of-transmitted-byte interrupt comparison register (BBTRNINTCOMP)

This register is used to generate interrupts depending on the number of transmitted bytes. An interrupt request is generated when the specified number of bytes are transferred from the transmission RAM to the transmitter. The value specified in this register can be modified even while transmission is in progress. In this case, the new value takes effect after an interrupt is generated based on the old value. The value of this register following a reset is 0010H.

	Earner at af Numehan of Thereau with a Dute Internuet Commania an Desister (DDTDNUNTCOMD)
Floure 3 - 104	Format of Number-of-Transmitted-Byte Interrupt Comparison Register (BBTRNINTCOMP)

Address: 0117H, 0116H		After reset:	0010H R/	W						
Symbol	15	14	13	12	11	10	9	8		
BBTRNINT	0	0	0	0	TRNINT	TRNINT	TRNINT	TRNINT		
COMP					COMP11	COMP10	COMP9	COMP8		
(0117H)										
	7	6	5	4	3	2	1	0		
(0116H)	TRNINT	TRNINT	TRNINT	TRNINT	TRNINT	TRNINT	TRNINT	TRNINT		
	COMP7	COMP6	COMP5	COMP4	COMP3	COMP2	COMP1	COMP0		
	TRNINTCOMP11 to			Numbe	er-of-transmit-b	yte interrupt co	ompare			

TRNINTCOMP11 to	Number-of-transmit-byte interrupt compare
TRNINTCOMP0	
—	These bits set the number of bytes that generates a number-of-transmit-byte
	interrupt.

Caution When writing to this register, set bits 15 to 12 to the value 0.



3.4.94 CCA mode register (BBCCAMODE)

The CCA mode can be specified by the CCA mode bits.

- 1. CCA mode bits = 00B: CCA proceeds by comparing the detected power value with the CCAVTH value.
- 2. CCA mode bits = 01B: CCA proceeds by checking whether the sensed carrier signal is detected.
- 3. CCA mode bits = 10B: CCA proceeds by the logical OR of the results of (1) and (2).
- 4. CCA mode bits = 11B: CCA proceeds by the logical AND of the results of (1) and (2).

The CCA continuation enable bit is used to continue CCA until the frequency channel is found to be cleared, instead of terminating the operation after CCA. When CCA is proceeds in this continuation enabled mode, this device updates the values in the CCA judge result bit, and ED1 result register and ED2 result register on detection of power value and continues CCA until the frequency channel is found to be cleared. To stop CCA, use the RF communication stop bit. CCA also stops after the frequency channel is found to be cleared (including the case when the frequency channel is cleared at the start of CCA). Be sure to use the continuation mode only while the CCA mode bits are set to 00B. Note that, when the setting of the CCA mode bit is 1, do not set the mid-CCA reception enable bit or the automatic CSMA-CA start bit to 1. This mode cannot be used together with the mid-CCA reception enable mode or the automatic CSMA-CA mode. The CCA continuation mode bit switches the operating mode when CCA continuation is enabled. While this bit is set to 1, CCA stops when the number of CCA repetitions reaches the value specified in the CCA limit setting register. While this bit is set to 0, CCA stops after the frequency channel is found to be cleared. The mid-CCA reception enable bit is used to stop CCA and proceed to frame reception when signal reception is detected during CCA. This mode cannot be used together with the automatic CSMA-CA mode. In addition, the automatic receive switch mode or high-speed receive switch function cannot be used. Once the reception start operation begins, a CCA completion interrupt is generated. As the receive operation is triggered by the reception start signal, the hardware may cancel the reception — for example, if an illegal frame length is detected. In this case, a reception cancellation interrupt is generated. If reception is canceled in this mode, this device does not return to the receive wait state. The value of this register following a reset is 00H.

Figure 3 - 105 Format of CCA Mode Register (BBCCAMODE) (1/2)

Symbol	7	6	5	4	3	2	1	0		
BBCCA	0	0	0	CCA	CCACONT	CCACONT	CCA	CCA		
MODE				RCVEN	INUESEL	INUEEN	MODE1	MODE0		
	_									
	CCA	Mid-CCA reception enable								
	RCVEN									
0 Normal operation.										
	1	Reception is	enabled durin	a CCA.						

CCACON	CCA continuation mode				
TINUESEL					
0	CCA continues until the frequency channel is found to be cleared.				
1	CCA continues until the specified count is reached.				

Address: 0118H

After reset: 00H

R/W



Figure 3 - 105 Format of CCA Mode Register (BBCCAMODE) (2/2)

CCACON	CCA continuation enable				
TINUEEN					
0	Normal operation (CCA stops after execution).				
1	CCA is continued.				

CCA	CCA	CCA mode					
MODE1	MODE0						
0	0	Power value is compared with CCAVTH.					
0	1	Whether the sensed carrier signal is detected is checked.					
1	0	Logical OR of the results of the above checks.					
1	1	Logical AND of the results of the above checks.					

Caution When writing to this register, set bits 7 to 5 to the value 0.



3.4.95 Receive mode register (BBRCVMODE)

The MS frame discard bit is used to discard the mode switch frame received. When a mode switch frame is received while this bit is set to 1, this device automatically enters the IDLE state and then returns to the receive wait state again. Note that a mode switch reception completion interrupt does not occur even if a mode switch frame is received. In this case, the mode switch frame reception register is not updated. The value of this register following a reset is 00H.

Figure 3 - 106 Format of Receive Mode Register (BBRCVMODE)

Address: 0119H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBRCV	0	0	0	0	0	0	0	MSCANCEL
MODE								EN

MSCANCEL	MS frame discard
EN	
0	Mode switch frame is not discarded.
1	Mode switch frame is discarded.

Caution When writing to this register, set bits 7 to 1 to the value 0.



3.4.96 Frame cancellation minimum length register (BBFLCNCLMIN)

This register is used to set the length of the received frame to be discarded. When the length of the received frame is equal to or smaller than the value specified in this register, this device discards the frame. Set a value from 0002H to 07FFH. Note that the received frame is always discarded regardless of this setting if its length is 4 bytes or smaller for a frame with the 32-bit CRC or 2 bytes or smaller for a frame with the 16-bit CRC. The value of this register following a reset is 0002H.

Figure 3 - 107 Format of Frame Cancellation Minimum Length Register (BBFLCNCLMIN)

Address: 0	11BH, 011AH	After reset	: 0002H R/	/W				
Symbol	15	14	13	12	11	10	9	8
BBFLCNCL	0	0	0	0	0	FLCNCL	FLCNCL	FLCNCL
MIN						MIN10	MIN9	MIN8
(011BH)								
	7	6	5	4	3	2	1	0
(011AH)	FLCNCL	FLCNCL	FLCNC	FLCNCL	FLCNCL	FLCNCL	FLCNCL	FLCNCL
	MIN7	MIN6	LMIN5	MIN4	MIN3	MIN2	MIN1	MIN0
	FLCNCL	MIN10 to	Minimum frame length for comparison					
	FLCNC	LMIN0						

These bits set the length of the received frame to be discarded.

Caution When writing to this register, set bits 15 to 11 to the value 0.



3.4.97 Frame cancellation maximum length register (BBFLCNCLMAX)

This register is used to set the length of the received frame to be discarded. When the length of the received frame is equal to or greater than the value specified in this register, this device discards the frame. Set a value from 0008H to 0800H. To stop discarding a frame, specify 0800H. The value of this register following a reset is 0800H.

Figure 3 - 108 Format of Frame Cancellation Maximum Length Register (BBFLCNCLMAX)		
	Figure 3 - 108	Earmat of Frame Cancellation Maximum Length Register (BBELCNCLMAX)

Address: 0	11DH, 011CH	After reset	:: 0800H F	2/W				
Symbol	15	14	13	12	11	10	9	8
BBFLCNCL	0	0	0	0	FLCNCL	FLCNCL	FLCNCL	FLCNCL
MAX					MAX11	MAX10	MAX9	MAX8
(011DH)								
_	7	6	5	4	3	2	1	0
(011CH)	7 FLCNCL	6 FLCNCL	5 FLCNCL	4 FLCNCL	3 FLCNCL	2 FLCNCL	1 FLCNCL	0 FLCNCL
(011CH)	7 FLCNCL MAX7		-	1	-	_	1 FLCNCL MAX1	
(011CH)		FLCNCL	FLCNCL	FLCNCL	FLCNCL	FLCNCL		FLCNCL

FLCNCLMAX11 to	Frame cancellation maximum length for comparison
FLCNCLMAX0	
_	These bits set the length of the received frame to be discarded.

Caution When writing to this register, set bits 15 to 11 to the value 0.



3.4.98 Number-of-byte interrupt mode register (BBBYTEINTMODE)

The number-of-transmit-byte interrupt mode bit and number-of-receive-byte interrupt mode bit are used to specify the conditions for generating number-of-transmit-byte interrupts and number-of-receive-byte interrupts, respectively. The ADF link bit for the number-of-receive-byte interrupt is used to link the address match detected by the address filter (when enabled) to the condition for the number-of-receive-byte interrupt when the number-of-receive-byte interrupt mode bit is set to 1. When this link is enabled, a number-of-receive-byte interrupt is generated only after the reception of a byte following the detection of an address match. The value of this register following a reset is 07H.

E : 0 100			
Figure 3 - 109	Format of Number-of-B	yte Interrupt Mode Regis	ter (BBBYTEINTMODE)

Address: 0	11EH Afte	r reset: 07H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBBYTE	0	0	0	0	0	RXCOUNT	RXCOUNT	TXCOUNT
INTMODE						INTADF	INTSEL	INTSEL

RXCOUNT	ADF link with the number-of-receive-byte interrupt
INTADF	
0	Interrupt generation is independent of the address match detected by the address filter.
1	Interrupt generation is linked with the address match detected by the address filter.

RXCOUNT	Number-of-receive-byte interrupt mode
INTSEL	
0	An interrupt is generated only one time after the number of bytes is specified.
1	An interrupt is generated every time the specified number of bytes is reached.

TXCOUNT	Number-of-transmit-byte interrupt mode
INTSEL	
0	An interrupt is generated only one time after the number of bytes is specified.
1	An interrupt is generated every time the specified number of bytes is reached.

Caution When writing to this register, set bits 7 to 3 to the value 0.



3.4.99 RSSI result register (BBRSSIRSLT)

This register holds the RSSI result value. The 10-bit power value at the start of reception is stored in the RSSIRSLT bits. The RSSI result corresponding to the save bank specified by the receive data save bank select bit is read from this register. The read value is a 2's complement indicating a value from -256.0 dBm to +255.5 dBm in steps of 0.5 dBm. The unit of indication is dBm. For example, 33DH indicates -97.5 dBm. The value of this register following a reset is 0200H.



Address: 0	121H, 0120H	After reset:	0200H R					
Symbol	15	14	13	12	11	10	9	8
BBRSSIRS	0	0	0	0	0	0	RSSIRSLT	RSSIRSLT
LT (0121H)							9	8
	7	6	5	4	3	2	1	0
(0120H)	RSSIRSLT	RSSIRSLT	RSSIRSLT	RSSIRSLT	RSSIRSLT	RSSIRSLT	RSSIRSLT	RSSIRSLT
	7	6	5	4	3	2	1	0
	RSSIRSLT9 to	o RSSIRSLT0			RSSI res	sult value		

10-bit RSSI result value

R02UH0006EJ0120	Rev.1.20
Apr. 28, 2023	



3.4.100 RCPI result register (BBRCPIRSLT)

This register holds the RCPI result value. The 10-bit average of the received power values is stored in the RCPIRSLT bits. The RCPI result corresponding to the save bank specified by the receive data save bank select bit is read from this register. The read value is a 2's complement indicating a value from -256.0 dBm to +255.5 dBm in steps of 0.5 dBm. The unit of indication is dBm. For example, 33DH indicates -97.5 dBm. The value of this register following a reset is 0200H.

Figure 3 - 111 Format of RCPI Result Register (BBRCPIRSLT)

Address: 0	123H, 0122H	After reset:	0200H R						
Symbol	15	14	13	12	11	10	9	8	
BBRCPIRS	0	0	0	0	0	0	RCPIRSLT	RCPIRSLT	
LT (0123H)							9	8	
	7	6	5	4	3	2	1	0	
(0122H)	RCPIRSLT	RCPIRSLT	RCPIRSLT	RCPIRSLT	RCPIRSLT	RCPIRSLT	RCPIRSLT	RCPIRSLT	
	7	6	5	4	3	2	1	0	
	RCPIR	SLT9 to		RCPI result value					
	RCPIF								

10-bit RCPI result value

R02UH0006EJ0120	Rev.1.20
Apr. 28, 2023	



3.4.101 RSSI result 2 register (BBRSSIRSLT2)

This register holds the RSSI result value. The 8-bit power value at the start of reception is stored in the RSSIRSLT2 bits. The RSSI result corresponding to the save bank specified by the receive data save bank select bit is read from this register. The read value is a 2's complement indicating a value from -128 dBm to +127 dBm in steps of 1 dBm. The unit of indication is dBm. For example, 9EH indicates -98 dBm. The value of this register following a reset is 80H.

Figure 3 - 112 Format of RSSI Result 2 Register (BBRSSIRSLT2)

Address: 01	24H After	reset: 80H	R					
Symbol	7	6	5	4	3	2	1	0
BBRSSIRS	RSSIRSLT2	RSSIRSLT2	RSSIRSLT2	RSSIRSLT2	RSSIRSLT2	RSSIRSLT2	RSSIRSLT2	RSSIRSLT2
LT2	7	6	5	4	3	2	1	0

RSSIRSLT27 to	RSSI result value 2
RSSIRSLT20	
	8-bit RSSI result value



3.4.102 RCPI result 2 register (BBRCPIRSLT2)

This register holds the RCPI result value. The 8-bit average of the received power values is stored in the RCPIRSLT2 bits. The RCPI result corresponding to the save bank specified by the receive data save bank select bit is read from this register. The read value is a 2's complement indicating a value from -128 dBm to +127 dBm in steps of 1 dBm. The unit of indication is dBm. For example, 9EH indicates -98 dBm. The value of this register following a reset is 80H.

Figure 3 - 113 Format of RCPI Result 2 Register (BBRCPIRSLT2)

Address: 0	125H After	reset: 80H	R					
Symbol	7	6	5	4	3	2	1	0
BBRCPIRS	RCPIRSLT2	RCPIRSLT2	RCPIRSLT2	RCPIRSLT2	RCPIRSLT2	RCPIRSLT2	RCPIRSLT2	RCPIRSLT2
LT2	7	6	5	4	3	2	1	0

Γ	RCPIRSLT27 to	RCPI result value 2
	RCPIRSLT20	
	—	8-bit RCPI result value



3.4.103 ED1 result register (BBED1RSLT)

This register holds the ED result value in FSK modulation. The value is retained until the next CCA operation begins. A 10-bit power value is stored in the ED1RSLT bits. The read value is a 2's complement indicating a value from -256.0 dBm to +255.5 dBm in steps of 0.5 dBm. The unit of indication is dBm. For example, 33DH indicates -97.5 dBm. The value of this register following a reset is 0200H.




Figure 3 - 114 Format of ED1 Result Register (BBED1RSLT)



3.4.104 ED2 result register (BBED2RSLT)

This register holds the ED result value in OFDM modulation. The value is retained until the next CCA operation begins. A 10-bit power value is stored in the ED2RSLT bits. The read value is a 2's complement indicating a value from -256.0 dBm to +255.5 dBm in steps of 0.5 dBm. The unit of indication is dBm. For example, 33DH indicates -97.5 dBm. The value of this register following a reset is 0200H.




Figure 3 - 115 Format of ED2 Result Register (BBED2RSLT)



3.4.105 ED1 result 2 register (BBED1RSLT2)

This register holds the ED result value in FSK modulation. The value is retained until the next CCA operation begins. An 8-bit power value is stored in the ED1RSLT2 bits. The read value is a 2's complement indicating a value from -128 dBm to +127 dBm in steps of 1 dBm. The unit of indication is dBm. For example, 9EH indicates -98 dBm. The value of this register following a reset is 80H.



Address: 0	12AH After	r reset: 80H	R					
Symbol	7	6	5	4	3	2	1	0
BBED1RSL	ED1RSLT2	ED1RSLT2	ED1RSLT2	ED1RSLT2	ED1RSLT2	ED1RSLT2	ED1RSLT2	ED1RSLT2
T2	7	6	5	4	3	2	1	0
-								

ED1RSLT27 to	ED result value 2
ED1RSLT20	
	8-bit ED result value



3.4.106 ED2 result 2 register (BBED2RSLT2)

This register holds the ED result value in OFDM modulation. The value is retained until the next CCA operation begins. An 8-bit power value is stored in the ED2RSLT2 bits. The read value is a 2's complement indicating a value from -128 dBm to +127 dBm in steps of 1 dBm. The unit of indication is dBm. For example, 9EH indicates -98 dBm. The value of this register following a reset is 80H.

Figure 3 - 117	Format of ED2 Result 2 Register	(BBED2RSLT2)
J -	5	· /


Symbol 7 6 5 4 3 2 1 0	0
	0
BBED1RSL ED2RSLT2 ED2RSLT2 ED2RSLT2 ED2RSLT2 ED2RSLT2 ED2RSLT2 ED2RSLT2 ED2RSLT2 ED2RSLT2	2RSLT2
T2 7 6 5 4 3 2 1 0	0

ſ	ED2RSLT27 to	ED result value 2
	ED2RSLT20	
		8-bit ED result value



3.4.107 CCA clearance count register (BBCCACLRCOUNT)

This register is used to set the maximum number of clear operations while the CCA continuation enable bit is set to 1. When the number of clear operations reaches the value specified in this register, a CCA clearance interrupt is generated and the CCA operation is stopped. Set a value from 01H to 03H. The value of this register following a reset is 01H.



Address: 012I	DH Afte	er reset: 01H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBCCACLR COUNT	0	0	0	0	0	0	CCACLR COUNT1	CCACLR COUNT0

CCACLR	Number of CCA clear operations
COUNT1, 0	
_	Maximum number of CCA clear operations

Caution When writing to this register, set bits 7 to 2 to the value 0.



3.4.108 CCA limit setting register (BBCCALIMIT)

This register is used to set the limit on the number of CCA repetitions when the CCA continuation mode bit is set to 1. This device stops the continuation of CCA operation when the number of CCA repetitions reaches the value specified in this register. In this case, a CCA limit interrupt is generated. The value of this register following a reset is 0100H.

Figure 3 - 119 Format of CCA Limit Setting Register (BBCCALIMIT)

Address: 012FH, 012EH After reset: 0100H R/W								
Symbol	15	14	13	12	11	10	9	8
BBCCALIMI	CCALIMIT							
T (012FH)	15	14	13	12	11	10	9	8
	7	6	5	4	3	2	1	0
(012EH)	CCALIMIT							
	7	6	5	4	3	2	1	0

CCALIMIT15 to	CCA repetition limit
CCALIMIT0	
_	Maximum number of CCA repetitions until the frequency channel is found to be
	cleared



3.4.109 Comparison 0 setting excess time registers (BBPASSTIME0 and BBPASSTIME1)

These registers are used to set the maximum elapsed time after the time specified in timer comparison register 0 is reached while both the COMP0 transmit trigger enable bit and the COMP0-excess transmission enable bit are set enabled. This device transmits data when the difference between the timer count value and the value specified in the timer comparison registers 0 and 1 (BBTCOMP0REG0 and BBTCOMP0REG1) is equal to or smaller than the time specified in these registers. The value of these registers following a reset is 80000000H.

Figure 3 - 120 Format of Comparison 0 Setting Excess Time Registers (BBPASSTIME0 and BBPASSTIME1)

Address: 0131H, 0130H After reset: 0000H R/W									
Symbol	15	14	13	12	11	10	9	8	
BBPASS	PASSTIME0	PASSTIME0	PASSTIME0	PASSTIME0	PASSTIME0	PASSTIME0	PASSTIME0	PASSTIME0	
TIME0	15	14	13	12	11	10	9	8	
(0131H)									
	7	6	5	4	3	2	1	0	
(0130H)	PASSTIME0	PASSTIME0	PASSTIME0	PASSTIME0	PASSTIME0	PASSTIME0	PASSTIME0	PASSTIME0	
	7	6	5	4	3	2	1	0	
	PASSTIN	AE015 to	Comparison	0 setting exce	ss time registe	r 0			

Address: 0	Address: 0133H, 0132H After reset: 8000H R/W									
Symbol	15	14	13	12	11	10	9	8		
BBPASS	PASSTIME1	PASSTIME1	PASSTIME1	PASSTIME1	PASSTIME1	PASSTIME1	PASSTIME1	PASSTIME1		

BBPASS	PASSTIME1							
TIME1	15	14	13	12	11	10	9	8
(0133H)								
	7	6	5	4	3	2	1	0
(0132H)	PASSTIME1							
	7	6	5	4	3	2	1	0

PASSTIME115 to	Comparison 0 setting excess time register 1
PASSTIME10	

PASSTIME00

3.4.110 Frame synchronization power value read register (BBFSYNCPOWRD)

This register holds the power value of the frame synchronization section of the frame being received. The 10-bit power value of the frame synchronization section is stored in the FSYNCPOWRD bits. The receive level filter function uses this power value. The read value is a 2's complement indicating a value from -256.0 dBm to +255.5 dBm in steps of 0.5 dBm. The unit of indication is dBm. For example, 33DH indicates -97.5 dBm. The value of this register following a reset is 0200H.

Figure 3 - 121 Format of Frame Synchronization Power Value Read Register (BBFSYNCPOWRD)

Address: 0	135H, 0134H	After reset:	0200H R					
Symbol	15	14	13	12	11	10	9	8
BBFSYNC	0	0	0	0	0	0	FSYNCPOW	FSYNCPOW
POWRD							RD9	RD8
(0135H)								
	7	6	5	4	3	2	1	0
(0134H)	FSYNCPOW	FSYNCPOW	FSYNCPOW	FSYNCPOW	FSYNCPOW	FSYNCPOW	FSYNCPOW	FSYNCPOW
	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0
	FSYNCPC	OWRD9 to		Frame	e synchronizati	on power valu	e read	
	FSYNCP	OWRD0						

10-bit power value of the frame synchronization section in the frame being received

R02UH0006EJ0120	Rev.1.20
Apr. 28, 2023	



3.4.111 Frame synchronization power value 2 read register (BBFSYNCPOWRD2)

This register holds the power value of the frame synchronization section of the frame being received. The 8-bit power value at the start of reception is stored in the FSYNCPOWRD2 bits. The read value is a 2's complement indicating a value from -128 dBm to +127 dBm in steps of 1 dBm. The unit of indication is dBm. For example, 9EH indicates -98 dBm. The value of this register following a reset is 80H.

Figure 3 - 122 Format of Frame Synchronization Power Value 2 Read Register (BBFSYNCPOWRD2)

Address: 0136H After reset: 80H		R						
Symbol	7	6	5	4	3	2	1	0
BBFSYNC	FSYNCPOW							
POWRD2	RD27	RD26	RD25	RD24	RD23	RD22	RD21	RD20

FSYNCPOWRD27 to	Frame synchronization power value read
FSYNCPOWRD20	
	8-bit power value of the frame synchronization section in the frame being received



3.4.112 RSSI read register (BBRSSIRD)

This register holds the RSSI value of the frame being received. The 10-bit power value at the start of reception is stored in the RSSIRD bits. The read value is a 2's complement indicating a value from -256.0 dBm to +255.5 dBm in steps of 0.5 dBm. The unit of indication is dBm. For example, 33DH indicates -97.5 dBm. The value of this register following a reset is 0200H.



Address: 0139H, 0138H		After reset:	0200H R					
Symbol	15	14	13	12	11	10	9	8
BBRSSIRD	0	0	0	0	0	0	RSSIRD9	RSSIRD8
(0139H)								
	7	6	5	4	3	2	1	0
(0138H)	RSSIRD7	RSSIRD6	RSSIRD5	RSSIRD4	RSSIRD3	RSSIRD2	RSSIRD1	RSSIRD0
	RSSIRD9 to	o RSSIRD0			RSSI re	ad value		

10-bit RSSI value of the frame being received

R02UH0006EJ0120	Rev.1.20
Apr. 28, 2023	



3.4.113 RCPI read register (BBRCPIRD)

This register holds the RCPI value of the frame being received. The 10-bit average of the received power values is stored in the RCPIRD bits. The read value is a 2's complement indicating a value from -256.0 dBm to +255.5 dBm in steps of 0.5 dBm. The unit of indication is dBm. For example, 33DH indicates -97.5 dBm. The value of this register following a reset is 0200H.



Address: 0	13BH, 013AH	After reset	: 0200H R					
Symbol	15	14	13	12	11	10	9	8
BBRCPIRD	0	0	0	0	0	0	RCPIRD9	RCPIRD8
(013BH)								
	7	6	5	4	3	2	1	0
(013AH)	RCPIRD7	RCPIRD6	RCPIRD5	RCPIRD4	RCPIRD3	RCPIRD2	RCPIRD1	RCPIRD0
	RCPIRD9 t	o RCPIRD0	RCPI read value					

10-bit RCPI value of the frame being received



3.4.114 RSSI read 2 register (BBRSSIRD2)

This register holds the RSSI value of the frame being received. The 8-bit power value at the start of reception is stored in the RSSIRD2 bits. The read value is a 2's complement indicating a value from -128 dBm to +127 dBm in steps of 1 dBm. The unit of indication is dBm. For example, 9EH indicates -98 dBm. The value of this register following a reset is 80H.

Figure 3 - 125 Format of RSSI Read 2 Register (BBRSSIRD2)

Address: 0	13CH Afte	r reset: 80H	R					
Symbol	7	6	5	4	3	2	1	0
BBRSSI	RSSIRD2	RSSIRD2	RSSIRD2	RSSIRD2	RSSIRD2	RSSIRD2	RSSIRD2	RSSIRD2
RD2	7	6	5	4	3	2	1	0

RSSIRD27 to RSSIRD20	RSSI read value
_	8-bit RSSI value of the frame being received



3.4.115 RCPI read 2 register (BBRCPIRD2)

This register holds the RCPI value of the frame being received. The 8-bit average of the received power values is stored in the RCPIRD2 bits. The read value is a 2's complement indicating a value from -128 dBm to +127 dBm in steps of 1 dBm. The unit of indication is dBm. For example, 9EH indicates -98 dBm. The value of this register following a reset is 80H.

Figure 3 - 126 Format of RCPI Read 2 Register (BBRCPIRD2)

Address: 013DH After reset: 80H			R					
Symbol	7	6	5	4	3	2	1	0
BBRCPI	RCPIRD2							
RD2	7	6	5	4	3	2	1	0

RCPIRD27 to RCPIRD20	RCPI read value
—	8-bit RCPI value of the frame being received



3.4.116 Transmission and reception method selection register (BBTRXSEL)

The transmission method selection bit and reception method selection bit are used to select the transmission and reception methods, respectively. The CCA method selection bits select the CCA method. The value of this register following a reset is 00H.

Figure 3 - 127 Format of Transmission and Reception Method Selection Register (BBTRXSEL)

Address: 0	140H Af	er reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBTRXSEL	0	0	CCAMODE1	CCAMODE0	RXMODE1	RXMODE0	0	TXMODE

CCAMODE1	CCAMODE0	CCA method selection
0	0	FSK
0	1	OFDM
1	0	Setting prohibited
1	1	FSK and OFDM

RXMODE1	RXMODE0	Reception method selection
0	0	FSK
0	1	OFDM
1	0	Setting prohibited
1	1	FSK and OFDM

TXMODE	Transmission method selection
0	FSK
1	OFDM

Caution When writing to this register, set bits 7, 6, and 1 to the value 0.



3.4.117 Reception method check register (BBRXMODEMONI)

This register is used to check the current reception method. The reception method is stored in this register at the same time as the frame length value is stored. The reception method value corresponding to the save bank specified by the receive data save bank select bit is read from this register. The value of this register following a reset is 00H.

Figure 3 - 128 Format of Reception Method Check Register (BBRXMODEMONI)

Address: 0	141H Afte	er reset: 00H	R					
Symbol	7	6	5	4	3	2	1	0
BBRXMOD	0	0	0	0	0	0	0	RXMODE
EMONI								MONI

RXMODE	Reception method check
MONI	
0	FSK
1	OFDM



RXPROHIBI

3.4.118 Reception prohibition register (BBRXPROHIBIT)

The reception prohibition bit is used to prohibit reception. The reception prohibition bit is set to 1 upon reception of every frame while the reception prohibition enable bit is set to 1. In this state, this device does not receive but discards the next frame and the MODEM circuit block is reset. To receive the next frame, clear the prohibition bit to 0. This bit can also be set to 1 by writing 1 to the bit. The reception prohibition enable bit enables the function of the reception prohibition bit. While the enable bit is set to 1, the prohibition bit can be used to prohibit reception. The value of this register following a reset is 00H.

Address: 0	142H After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBRXPRO	0	0	0	0	0	0	RXPROHIBI	RXPROHIBI
HIBIT							TEN	Т

Figure 3 - 129 Format of Reception Prohibition Register (BBRXPROHIBIT)

TEN	
0	Reception prohibition bit is disabled.
1	Reception prohibition bit is enabled.
1	

Reception prohibition bit enable

RXPROHIBI	Reception prohibition
Т	
0	Reception is allowed.
1	Reception is prohibited.

Caution When writing to this register, set bits 7 to 2 to the value 0.



3.4.119 Received frame counter control register (BBRCVCOUNTCNT)

The receive frame counter reset bit is used to reset the total reception counter, PHR error count register, number-ofsuccessful-receptions counter, and number-of-unsuccessful-receptions counter to 00000000H together. After 1 is written, this bit is automatically cleared to 0. The counting of discarded frames by the PHR error counter can be enabled or disabled by the respective bits as follows.

MS discard count enable bit: Counting of discarded mode switch frames

Minimum value FL cancellation count enable bit: Counting of received frames discarded due to the frame length equal to or smaller than the value specified in the frame cancellation minimum length register

Maximum value FL cancellation count enable bit: Counting of received frames discarded due to the frame length

equal to or greater than the value specified in the frame cancellation maximum length register

MS error count enable bit: Counting of received mode switch frames including a PC error

HCS error count enable bit: Counting of received frames including an HCS check error in the PHR, which is detected by the MODEM block

The value of this register following a reset is 00H.

Figure 3 - 130 Format of Received Frame Counter Control Register (BBRCVCOUNTCNT) (1/2)

Address: 0	143H After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBRCVCO	0	0	HCSERR	MSERR	FLMAX	FLMIN	MS	RCV
UNTCNT			COUNTEN	COUNTEN	COUNTEN	COUNTEN	COUNTEN	COUNTRST

HCSERR	HCS error count enable
COUNTEN	
0	Counting is disabled.
1	Counting is enabled.

MSERR	MS error count enable
COUNTEN	
0	Counting is disabled.
1	Counting is enabled.

FLMAX	Maximum value FL cancellation count enable
COUNTEN	
0	Counting is disabled.
1	Counting is enabled.



Figure 3 - 130 Format of Received Frame Counter Control Register (BBRCVCOUNTCNT) (2/2)

FLMIN	Minimum value FL cancellation count enable
COUNTEN	
0	Counting is disabled.
1	Counting is enabled.

MS	MS discard count enable
COUNTEN	
0	Counting is disabled.
1	Counting is enabled.

RCV	Receive frame counter reset
COUNTRST	
0	No operation
1	Counters are reset.

Caution When writing to this register, set bits 7 and 6 to the value 0.



3.4.120 Total reception counter (BBRCVCOUNT)

This counter indicates the total number of received frames from which frame synchronization is detected. When the value read from the lowest-order byte at address 0144H is 00H in a state other than IDLE, re-read from the lowest-order byte at the given address. Note that re-reading from the lowest-order byte should be done before the counter has counted to 256 so that the value of the lowest-order byte becomes 00H. This counter can be reset by setting the receive frame counter reset bit. The value of this register following a reset is 00000000H.

Figure 3 - 131	Format of Total Reception Counter (BBRCVCOUNT)
J	- (/

Address: 0	147H to 0144H	H After rese	et: 00000000H	R				
Symbol	31	30	29	28	27	26	25	24
BBRCV	RCVCOUNT	RCVCOUNT	RCVCOUNT	RCVCOUNT	RCVCOUNT	RCVCOUNT	RCVCOUNT	RCVCOUNT
COUNT	31	30	29	28	27	26	25	24
(0147H)								
	23	22	21	20	19	18	17	16
(0146H)	RCVCOUNT	RCVCOUNT	RCVCOUNT	RCVCOUNT	RCVCOUNT	RCVCOUNT	RCVCOUNT	RCVCOUNT
	23	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8
(0145H)	RCVCOUNT	RCVCOUNT	RCVCOUNT	RCVCOUNT	RCVCOUNT	RCVCOUNT	RCVCOUNT	RCVCOUNT
	15	14	13	12	11	10	9	8
	7	6	5	4	3	2	1	0
(0144H)	RCVCOUNT	RCVCOUNT	RCVCOUNT	RCVCOUNT	RCVCOUNT	RCVCOUNT	RCVCOUNT	RCVCOUNT
	7	6	5	4	3	2	1	0
	-							
	RCVCOL	JNT31 to Total number of received frames						

RCVCOUNT31 to	Total number of received frames
RCVCOUNT0	
—	These bits indicate the total number of received frames.



3.4.121 PHR error counter (BBPHRERRCOUNT)

This counter indicates the number of the received frames that are discarded as a result of the PHR validation. The

frames that match the following check conditions are counted. Each check can be enabled or disabled individually.

- Received frames whose MS bit is set to 1 when the MS frame discard bit is set to 1 (frame is discarded).
- Received frames that are discarded because the frame length value is equal to or smaller than the value specified in the frame cancellation minimum length register
- Received frames that are discarded because the frame length value is equal to or greater than the value specified in the frame cancellation maximum length register
- · Received mode switch frames that include a PC error
- Received frames that include an HCS check error in the PHR, which is detected in the MODEM block.

When the value read from the lowest-order byte at address 0148H is 00H in a state other than IDLE, re-read from the lowest-order byte at the given address. Note that re-reading from the lowest-order byte should be done before the counter has counted to 256 so that the value of the lowest-order byte becomes 00H. The value of this register following a reset is 0000000H.

Address: 014BH to 0148H After reset: 00000000H R									
Symbol	31	30	29	28	27	26	25	24	
BBPHRER	PHRERR	PHRERR	PHRERR	PHRERR	PHRERR	PHRERR	PHRERR	PHRERR	
RCOUNT	COUNT31	COUNT30	COUNT29	COUNT28	COUNT27	COUNT26	COUNT25	COUNT24	
(014BH)									
	23	22	21	20	19	18	17	16	
(014AH)	PHRERR	PHRERR	PHRERR	PHRERR	PHRERR	PHRERR	PHRERR	PHRERR	
	COUNT23	COUNT22	COUNT21	COUNT20	COUNT19	COUNT18	COUNT17	COUNT16	
	15	14	13	12	11	10	9	8	
(0149H)	PHRERR	PHRERR	PHRERR	PHRERR	PHRERR	PHRERR	PHRERR	PHRERR	
	COUNT15	COUNT14	COUNT13	COUNT12	COUNT11	COUNT10	COUNT9	COUNT8	
	7	6	5	4	3	2	1	0	
(0148H)	PHRERR	PHRERR	PHRERR	PHRERR	PHRERR	PHRERR	PHRERR	PHRERR	
	COUNT7	COUNT6	COUNT5	COUNT4	COUNT3	COUNT2	COUNT1	COUNT0	
	PHRERRC	OUNT31 to	Number of PHR errors						
	PHRERR	COUNT0							
	-	_	These bits indicate the number of the received frames that are discarded as a result						
			of the PHR v	alidation.					

Figure 3 - 132 Format of PHR Error Counter (BBPHRERRCOUNT)



3.4.122 Number-of-successful-receptions counter (BBRCVOKCOUNT)

This register is used to count the number of frames that have been successfully received after having passed the PHR and CRC validations. When the value read from the lowest-order byte at address 014CH is 00H in a state other than IDLE, re-read from the lowest-order byte at the given address. Note that re-reading from the lowest-order byte should be done before the counter has counted to 256 so that the value of the lowest-order byte becomes 00H. The value of this register following a reset is 00000000H.

Figure 3 - 133 Format of Number-of-Successful-Receptions Counter (BBRCVOKCOUNT)

Address: 014FH to 014CH After reset: 00000000H R										
Symbol	31	30	29	28	27	26	25	24		
BBRCVOK	RCVOK	RCVOK	RCVOK	RCVOK	RCVOK	RCVOK	RCVOK	RCVOK		
COUNT	COUNT31	COUNT30	COUNT29	COUNT28	COUNT27	COUNT26	COUNT25	COUNT24		
(014FH)										
	23	22	21	20	19	18	17	16		
(014EH)	RCVOK	RCVOK	RCVOK	RCVOK	RCVOK	RCVOK	RCVOK	RCVOK		
	COUNT23	COUNT22	COUNT21	COUNT20	COUNT19	COUNT18	COUNT17	COUNT16		
	15	14	13	12	11	10	9	8		
(014DH)	RCVOK	RCVOK	RCVOK	RCVOK	RCVOK	RCVOK	RCVOK	RCVOK		
	COUNT15	COUNT14	COUNT13	COUNT12	COUNT11	COUNT10	COUNT9	COUNT8		
	7	6	5	4	3	2	1	0		
(014CH)	RCVOK	RCVOK	RCVOK	RCVOK	RCVOK	RCVOK	RCVOK	RCVOK		
	COUNT7	COUNT6	COUNT5	COUNT4	COUNT3	COUNT2	COUNT1	COUNT0		
	RCVOKCO	OUNT31 to		Number-o	of-successful-r	eceptions cou	nter value			
	RCVOK	COUNT0								
	-	-	These bits in	dicate the nun	ber of frames	that have bee	n successfully	received by		
			this device.							

Address: 014FH to 014CH After reset: 00000000H R



3.4.123 Number-of-unsuccessful-receptions counter (BBRCVNGCOUNT)

This register is used to count the number of frames that have been unsuccessfully received after having passed the PHR validation but failed the CRC validation. When the value read from the lowest-order byte at address 0150H is 00H in a state other than IDLE, re-read from the lowest-order byte at the given address. Note that re-reading from the lowest-order byte should be done before the counter has counted to 256 so that the value of the lowest-order byte becomes 00H. The value of this register following a reset is 00000000H.

Figure 3 - 134 Format of Number-of-Unsuccessful-Receptions Counter (BBRCVNGCOUNT)

Address: 0	153H to 0150F	After rese	et: 00000000H	R				
Symbol	31	30	29	28	27	26	25	24
BBRCVNG	RCVNG	RCVNG	RCVNG	RCVNG	RCVNG	RCVNG	RCVNG	RCVNG
COUNT	COUNT31	COUNT30	COUNT29	COUNT28	COUNT27	COUNT26	COUNT25	COUNT24
(0153H)								
	23	22	21	20	19	18	17	16
(0152H)	RCVNG	RCVNG	RCVNG	RCVNG	RCVNG	RCVNG	RCVNG	RCVNG
	COUNT23	COUNT22	COUNT21	COUNT20	COUNT19	COUNT18	COUNT17	COUNT16
	15	14	13	12	11	10	9	8
(0151H)	RCVNG	RCVNG	RCVNG	RCVNG	RCVNG	RCVNG	RCVNG	RCVNG
	COUNT15	COUNT14	COUNT13	COUNT12	COUNT11	COUNT10	COUNT9	COUNT8
	7	6	5	4	3	2	1	0
(0150H)	RCVNG	RCVNG	RCVNG	RCVNG	RCVNG	RCVNG	RCVNG	RCVNG
	COUNT7	COUNT6	COUNT5	COUNT4	COUNT3	COUNT2	COUNT1	COUNT0
	RCVNGCC			Number-of	-unsuccessful	receptions cou	unter value	
	RCVNG	COUNTO						
	_	_		dicate the nun	nber of frames	that have bee	n unsuccessfu	lly received by
			this device.					



3.4.124 Frame synchronization power value result register (BBFSYNCPOWRSLT)

This register holds the power value of the frame synchronization section. The 10-bit power value of the frame synchronization section is stored in the FSYNCPOWRSLT bits. The receive level filter function uses this power value. The power value of the frame synchronization section corresponding to the save bank specified by the receive data save bank select bit is read from this register. The read value is a 2's complement indicating a value from -256.0 dBm to +255.5 dBm in steps of 0.5 dBm. The unit of indication is dBm. For example, 33DH indicates -97.5 dBm. The value of this register following a reset is 0200H.

Address: 0159H, 0158H After reset:		0200H R								
Symbol	15	14	13	12	11	10	9	8		
BBFSYNC	0	0	0	0	0	0	FSYNCPOW	FSYNCPOW		
POWRSLT							RSLT9	RSLT8		
(0159H)										
	7	6	5	4	3	2	1	0		
(0158H)	FSYNCPOW	FSYNCPOW	FSYNCPOW	FSYNCPOW	FSYNCPOW	FSYNCPOW	FSYNCPOW	FSYNCPOW		
	RSLT7	RSLT6	RSLT5	RSLT4	RSLT3	RSLT2	RSLT1	RSLT0		
	FSYNCPO	WRSLT9 to	Frame synchronization power value							
	FSYNCPO	OWRSLT0								
	_	— 10-bit power value of the frame synchronization section								

Figure 3 - 135 Format of Frame Synchronization Power Value Result Register (BBFSYNCPOWRSLT)



3.4.125 Frame synchronization power value result 2 register (BBFSYNCPOWRSLT2)

This register holds the power value of the frame synchronization section. The 8-bit power value of the frame synchronization section is stored in the FSYNCPOWRSLT2 bits. The power value of the frame synchronization section corresponding to the save bank specified by the receive data save bank select bit is read from this register. The read value is a 2's complement indicating a value from -128 dBm to +127 dBm in steps of 1 dBm. The unit of indication is dBm. For example, 9EH indicates -98 dBm. The value of this register following a reset is 80H.

Figure 3 - 136 Format of Frame Synchronization Power Value Result 2 Register (BBFSYNCPOWRSLT2)

Address: 0	15AH Afte	r reset: 80H	R					
Symbol	7	6	5	4	3	2	1	0
BBFSYNCP	FSYNCPOW	FSYNCPOW	FSYNCPOW	FSYNCPOW	FSYNCPOW	FSYNCPOW	FSYNCPOW	FSYNCPOW
OWRSLT2	RSLT27	RSLT26	RSLT25	RSLT24	RSLT23	RSLT22	RSLT21	RSLT20

FSYNCPOWRSLT27 to	Frame synchronization power value
FSYNCPOWRSLT20	
	8-bit power value of the frame synchronization section



3.4.126 CCA data rate control register (BBCCARATECON)

The data rate for CCA can be set independently of that for transmission and reception by setting the CCA data rate switching bit. While the setting of this bit is 1, the following settings are effective.

- The CCAFSK modulation index setting bit is used to specify the modulation index for CCA in the FSK modulation mode.
- The data rate for CCA in the FSK modulation mode can be selected by the CCAFSK data rate selection bits.
- The CCAOFDMOPTION setting bits are used to set the option value for CCA in the OFDM modulation mode.

The value of this register following a reset is 00H.

Figure 3 - 137 Format of CCA Data Rate Control Register (BBCCARATECON) (1/2)

Address: 015EH After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBCCA	CCAOFDM	CCAOFDM	CCAFSK	CCAFSK	CCAFSK	CCAFSK	CCAFSK	CCADATA
RATECON	OPTION1	OPTION0	RATE3	RATE2	RATE1	RATE0	INDEX	RATESEL

CCAOFDM	CCAOFDM	CCAOFDMOPTION setting
OPTION1	OPTION0	
0	0	Option 1
0	1	Option 2
1	0	Option 3
1	1	Option 4

CCAFSK RATE3	CCAFSK RATE2	CCAFSK RATE1	CCAFSK RATE0	CCAFSK data rate selection
0	0	0	0	50 kbps
0	0	0	1	100 kbps
0	0	1	0	150 kbps
0	0	1	1	200 kbps
0	1	0	0	10 kbps
0	1	0	1	20 kbps
0	1	1	0	Setting prohibited
0	1	1	1	Setting prohibited
1	0	0	0	9.6 kbps
1	0	0	1	19.2 kbps
1	0	1	0	38.4 kbps
1	0	1	1	115.2 kbps
1	1	0	0	Setting prohibited
1	1	0	1	Setting prohibited
1	1	1	0	Setting prohibited
1	1	1	1	Setting prohibited



Figure 3 - 137 Format of CCA Data Rate Control Register (BBCCARATECON) (2/2)

CCAFS	CCAFSK modulation index setting
KINDEX	
0	0.5
1	1.0

CCADATA	CCA data rate switching
RATESEL	
0	The data rate for CCA is same as that for transmission and reception.
1	The data rate for CCA can be set independently of that for transmission and reception.



3.4.127 FSK control register 0 (BBFSKCON0)

The FSK modulation index setting bit is used to specify the modulation index for FSK transmission and reception. The rate of FSK data transmission and reception can be selected by the FSK data rate selection bits. The value of this register following a reset is 00H.

Figure 3 - 138 Format of FSK Control Register 0 (BBFSKCON0)

Address: 0160H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBFSK	0	0	0	FSK	FSK	FSK	FSK	FSK
CON0				RATE3	RATE2	RATE1	RATE0	INDEX

FSK RATE3	FSK RATE2	FSK RATE1	FSK RATE0	FSK data rate selection
0	0	0	0	50 kbps
0	0	0	1	100 kbps
0	0	1	0	150 kbps
0	0	1	1	200 kbps
0	1	0	0	10 kbps
0	1	0	1	20 kbps
0	1	1	0	Setting prohibited
0	1	1	1	Setting prohibited
1	0	0	0	9.6 kbps
1	0	0	1	19.2 kbps
1	0	1	0	38.4 kbps
1	0	1	1	115.2 kbps
1	1	0	0	Setting prohibited
1	1	0	1	Setting prohibited
1	1	1	0	Setting prohibited
1	1	1	1	Setting prohibited

FSK	FSK modulation index setting
INDEX	
0	0.5
1	1.0

Caution When writing to this register, set bits 7 to 5 to the value 0.



3.4.128 FSK control register 1 (BBFSKCON1)

The FSK reception FEC enable bit enables FEC for reception. The FSKFEC mode switch bit is used to switch the mode of FEC encoding. The FSKCRC bit count switch bit selects the number of CRC calculation bits for FSK transmission. For auto ACK reply, the number of CRC bits in the received frame is used. The FSKDW enable bit enables data whitening for transmission. The FSKPHR transmission 1 and 2 bits are used to specify the values of bits 1 and 2 of the PHR for FSK transmission, respectively. The FSK interleaving enable bit enables interleaving. Be sure to set this bit to 1 when using the NRNSC encoder. When using the RSC encoder, interleaving can be enabled or disabled as desired. The reception MS bit forcible clear bit is used to forcibly clear the received MS bit to 0. The value of this register following a reset is 8CH.



Address: 0161H After reset: 8CH		R/W						
Symbol	7	6	5	4	3	2	1	0
BBFSK	RXFORCE	FSK	FSKPHR	FSKPHR	FSKDW	FSKCRC	FSKFEC	FSKFEC
CON1	MS	INTLVEN	TX2	TX1	EN	BIT	MODE	ENRX

RXFORCE	Reception MS bit forcible clear			
MS				
0	The MS bit is not forcibly cleared to 0.			
1	The MS bit is forcibly cleared to 0.			

FSK	FSK interleaving enable
INTLVEN	
0	Interleaving is disabled.
1	Interleaving is enabled.

FSKPHR	FSKPHR transmission 2
TX2	
—	Value to be transmitted.

FSKPHR	FSKPHR transmission 1
TX1	
	Value to be transmitted.



Figure 3 - 139 Format of FSK Control Register 1 (BBFSKCON1) (2/2)

FSKDW	FSKDW enable
EN	
0	Data whitening is disabled.
1	Data whitening is enabled.

FSKCRC	FSKCRC bit count switch
BIT	
0	32-bit CRC
1	16-bit CRC


FSKFEC	FSKFEC mode switch
MODE	
0	NRNSC encoder
1	RSC encoder

FSKFEC	FSK reception FEC enable
ENRX	
0	FEC is disabled.
1	FEC is enabled.



3.4.129 FSK control register 2 (BBFSKCON2)

The GFSK/FSK switch bits for transmission and reception are used to switch between GFSK modulation and FSK modulation for transmission and reception, respectively. The value of this register following a reset is 00H.



Address: 0	162H After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBFSK	0	0	0	0	0	0	RXFSKSEL	TXFSKSEL
CON2								

RXFSKSEL	GFSK/FSK switch for reception
0	GFSK
1	FSK

TXFSKSEL	GFSK/FSK switch for transmission
0	GFSK
1	FSK

Caution When writing to this register, set bits 7 to 2 to the value 0.



3.4.130 FSKFEC control register (BBFSKFECCON)

The automatic FEC detection enable bit is used to detect whether FEC is enabled in reception. The transmission FEC enable bit enables or disables FEC for transmission. The auto ACK reply FEC control bit selects whether the enabling of FEC in auto ACK reply depends on the FEC state (enabled or disabled) in reception or the setting of the auto ACK reply FEC enable bit. When the auto ACK reply FEC control bit is set to 1, FEC in auto ACK reply can be enabled or disabled by the auto ACK reply FEC enable bit. The auto ACK receive FEC control bit selects whether the enabling of FEC in auto ACK reception depends on the setting of the auto ACK receive FEC enable bit. When the auto ACK receive FEC control bit is set to 1, FEC in auto ACK receive FEC control bit is set to 1, FEC in auto ACK receive FEC control bit is set to 1, FEC in auto ACK receive FEC control bit is set to 1, FEC in auto ACK receive FEC control bit is set to 1, FEC in auto ACK receive FEC control bit is set to 1, FEC in auto ACK receive FEC control bit is set to 1, FEC in auto ACK receive FEC control bit is set to 1, FEC in auto ACK receive FEC control bit is used to ACK receive FEC enable bit. The MRFSKSFD selection bit is used to specify the phyMRFSKSFD value. The reception FEC monitor bit is used to monitor whether FEC is enabled in the received frame. The value of this register following a reset is 00H.

Figure 3 - 141 Format of FSKFEC Control Register (BBFSKFECCON) (1/2)

Address: 0	163H Afte	r reset: 00H	R/W ^{Note}					
Symbol	7	6	5	4	3	2	1	0
BBFSKFEC	FECMONI	MRFSKSFD	FECEN	FECCON	FECEN	FECCON	FEC	FEC
CON			ACKRCV	ACKRCV	ACKRTN	ACKRTN	ENTX	AUTOEN

FECMONI	Reception FEC monitor
0	Reception without FEC
1	Reception with FEC

MRFSKSFD	MRFSKSFD selection
0	phyMRFSKSFD = 0
1	phyMRFSKSFD = 1

FECEN	Auto ACK receive FEC enable
ACKRCV	
0	FEC is disabled.
1	FEC is enabled.

FECCON	Auto ACK receive FEC control
ACKRCV	
0	FEC does not depend on the setting of the auto ACK receive FEC enable bit.
1	FEC depends on the setting of the auto ACK receive FEC enable bit.



Figure 3 - 141 Format of FSKFEC Control Register (BBFSKFECCON) (2/2)

FECEN	Auto ACK reply FEC enable
ACKRTN	
0	FEC is disabled.
1	FEC is enabled.

FECCON	Auto ACK reply FEC control				
ACKRTN					
0	FEC depends on the FEC enabled or disabled state in reception.				
1	FEC depends on the setting of the auto ACK reply FEC enable bit.				

FEC	Transmission FEC enable
ENTX	
0	FEC is disabled.
1	FEC is enabled.

FEC	Automatic FEC detection enable				
AUTOEN					
0	Automatic detection is disabled.				
1	Automatic detection is enabled.				


Caution Writing to bit 7 has no effect.



3.4.131 Preamble length setting register (BBPAMBL)

This register is used to set the preamble length for transmission. Set a value from 0004H to 03E8H as the number of preamble bytes. The value of this register following a reset is 0004H.





Caution When writing to this register, set bits 15 to 10 to the value 0.

3.4.132 Preamble setting register (BBPABL)

This register is used to set the preamble value (LSB first). This register consists of 8 bits. The value of this register following a reset is AAH.



Address: 04	447H After	r reset: AAH	R/W					
Symbol	7	6	5	4	3	2	1	0
BBPABL	PABL7	PABL6	PABL5	PABL4	PABL3	PABL2	PABL1	PABL0
	PABL7 t	to PABL0	Preamble val	lue				



3.4.133 TXSFD setting register (BBTXSFD)

This register is used to set the SFD value for transmission of an FEC disabled frame when the MRFSKSFD bit is 0. This register consists of 32 bits. Set this register to 904E0000H. The value of this register following a reset is 904E0000H.

Address: 044BH to 0448H		After res	et: 904E0000H	R/W						
Symbol	31	30	29	28	27	26	25	24		
BBTXSFD	TSFD31	TSFD30	TSFD29	TSFD28	TSFD27	TSFD26	TSFD25	TSFD24		
(044BH)										
_	23	22	21	20	19	18	17	16		
(044AH)	TSFD23	TSFD22	TSFD21	TSFD20	TSFD19	TSFD18	TSFD17	TSFD16		
	15	14	13	12	11	10	9	8		
(0449H)	TSFD15	TSFD14	TSFD13	TSFD12	TSFD11	TSFD10	TSFD9	TSFD8		
_										
_	7	6	5	4	3	2	1	0		
(0448H)	TSFD7	TSFD6	TSFD5	TSFD4	TSFD3	TSFD2	TSFD1	TSFD0		
	TSFD31 to	o TSFD0	SFD value for transmission							

Figure 3 - 144 Format of TXSFD Setting Register (BBTXSFD)



3.4.134 TXSFD setting register 2 (BBTXSFD2)

This register is used to set the SFD value for transmission of an FEC enabled frame when the MRFSKSFD bit is 0. This register consists of 32 bits. Set this register to 6F4E0000H. The value of this register following a reset is 6F4E0000H.

Address: 044FH to 044CH After reset: 6F4E0000H R/W Symbol 31 30 29 28 27 26 25 24 BBTXSFD2 TSFD231 TSFD230 TSFD229 TSFD228 TSFD227 TSFD226 TSFD225 TSFD224 (044FH) 20 23 22 21 19 18 17 16 (044EH) TSFD223 TSFD222 TSFD221 TSFD220 TSFD219 TSFD218 TSFD217 TSFD216 9 8 15 14 13 12 11 10 (044DH) TSFD215 TSFD214 TSFD213 TSFD212 TSFD211 TSFD210 TSFD209 TSFD208 4 7 6 5 3 2 1 0 (044CH) TSFD207 TSFD206 TSFD204 TSFD205 TSFD203 TSFD202 TSFD201 TSFD200 TSFD231 to TSFD200 SFD2 value for transmission

Figure 3 - 145 Format of TXSFD Setting Register 2 (BBTXSFD2)



3.4.135 TXSFD setting register 3 (BBTXSFD3)

This register is used to set the SFD value for transmission of an FEC disabled frame when the MRFSKSFD bit is 1. This register consists of 32 bits. Set this register to 7A0E0000H. The value of this register following a reset is 7A0E0000H.

Address: 0453H to 0450H		I After res∉	et: 7A0E0000H	I R/W						
Symbol	31	30	29	28	27	26	25	24		
BBTXSFD3	TSFD331	TSFD330	TSFD329	TSFD328	TSFD327	TSFD326	TSFD325	TSFD324		
(0453H)										
_	23	22	21	20	19	18	17	16		
(0452H)	TSFD323	TSFD322	TSFD321	TSFD320	TSFD319	TSFD318	TSFD317	TSFD316		
_	15	14	13	12	11	10	9	8		
(0451H)	TSFD315	TSFD314	TSFD313	TSFD312	TSFD311	TSFD310	TSFD309	TSFD308		
_	7	6	5	4	3	2	1	0		
(0450H)	TSFD307	TSFD306	TSFD305	TSFD304	TSFD303	TSFD302	TSFD301	TSFD300		
			<u> </u>		I					
•										
	TSFD331 to	o TSFD300	SFD3 value f	SFD3 value for transmission						

Figure 3 - 146 Format of TXSFD Setting Register 3 (BBTXSFD3)



Symbol

24

3.4.136 TXSFD setting register 4 (BBTXSFD4)

This register is used to set the SFD value for transmission of an FEC enabled frame when the MRFSKSFD bit is 1. This register consists of 32 bits. Set this register to 632D0000H. The value of this register following a reset is 632D0000H.

Address: 0460H to 045EH, 0454H After reset: 632D0000H R/W 31 30 29 28 27 26 25

Figure 3 - 147 Format of TXSFD Setting Register 4 (BBTXSFD4)

BBTXSFD4	TSFD431	TSFD430	TSFD429	TSFD428	TSFD427	TSFD426	TSFD425	TSFD424	
(0460H)									
	23	22	21	20	19	18	17	16	
(045FH)	TSFD423	TSFD422	TSFD421	TSFD420	TSFD419	TSFD418	TSFD417	TSFD416	
	15	14	13	12	11	10	9	8	
(045EH)	TSFD415	TSFD414	TSFD413	TSFD412	TSFD411	TSFD410	TSFD409	TSFD408	
	7	6	5	4	3	2	1	0	
(0454H)	TSFD407	TSFD406	TSFD405	TSFD404	TSFD403	TSFD402	TSFD401	TSFD400	
	TSFD431 to TSFD400		TSFD431 to TSFD400 SFD4 value for transmission						

R02UH0006EJ0120 Rev.1.20 Apr. 28, 2023



3.4.137 SHR control register (BBSHRCON)

The number-of-SFD-byte setting bits are used to set the number of bytes in the SFD setting^{Note 1} to be output as the SFD pattern.

00: 1 byte (bits 31 to 24 of the SFD setting^{Note 1})

01: 2 bytes (bits 31 to 16 of the SFD setting^{Note 1})

10: 3 bytes (bits 31 to 8 of the SFD setting $^{Note 1}$)

11: 4 bytes (bits 31 to 0 of the SFD setting^{Note 1})

The value of this register following a reset is 01H.

Note 1. TXSFD setting register, and TXSFD setting registers 2 to 4



Address: 0461H After reset: 01H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBSHR	0	0	0	0	0	0	SFDBYTE1	SFDBYTE0
CON								

SFDBYTE1	SFDBYTE0	Number-of-SFD-byte setting
0	0	1 byte
0	1	2 bytes
1	0	3 bytes
1	1	4 bytes

Caution When writing to this register, set bits 7 to 2 to the value 0.



3.4.138 RXSFD setting register (BBRXSFD)

This register is used to set the SFD value for reception of an FEC disabled frame when the MRFSKSFD bit is 0. This register consists of 32 bits. Set this register to 5555904EH. When using a 16-bit value as the SFD, specify the preamble value (5555H) in the higher-order 16 bits (SFD31 to SFD16). When using a 17-bit to 32-bit value as the SFD, specify the preamble value in the higher-order unused bits.

Examples:

17-bit SFD: Specify 5555H in the RSFD31 to RSFD17 bits.

25-bit SFD: Specify 55H in the RSFD31 to RSFD25 bits

Specify an SFD pattern that differs in at least six bits from the SFD value for FEC enabled frames when the MRFSKSFD bit is 0. The value of this register following a reset is 5555904EH.

Figure 3 - 149	Format of RXSFD Setting Register (BBRXS	FD)
5	5 5 (

						•		
Symbol	31	30	29	28	27	26	25	24
BBRXSFD	RSFD31	RSFD30	RSFD29	RSFD28	RSFD27	RSFD26	RSFD25	RSFD24
(08F4H)								
_	23	22	21	20	19	18	17	16
(08F5H)	RSFD23	RSFD22	RSFD21	RSFD20	RSFD19	RSFD18	RSFD17	RSFD16
	15	14	13	12	11	10	9	8
(08F6H)	RSFD15	RSFD14	RSFD13	RSFD12	RSFD11	RSFD10	RSFD9	RSFD8
	7	6	5	4	3	2	1	0
(08F7H)	RSFD7	RSFD6	RSFD5	RSFD4	RSFD3	RSFD2	RSFD1	RSFD0
	RSFD31	to RSFD0	SFD value for reception					

Bank number: 0 Address: 08F4H to 08F7H After reset: 5555904EH R/W



3.4.139 RXSFD setting register 2 (BBRXSFD2)

This register is used to set the SFD value for reception of an FEC enabled frame when the MRFSKSFD bit is 0. This register consists of 32 bits. Set this register to 55556F4EH. When using a 16-bit value as the SFD, specify the preamble value (5555H) in the higher-order 16 bits (RSFD231 to RSFD216). When using a 17-bit to 32-bit value as the SFD, specify the preamble value in the higher-order unused bits.

Examples:

17-bit SFD: Specify 5555H in the RSFD231 to RSFD217 bits.

25-bit SFD: Specify 55H in the RSFD231 to RSFD225 bits

Specify an SFD pattern that differs in at least six bits from the SFD value for FEC disabled frames when the MRFSKSFD bit is 0. The value of this register following a reset is 55556F4EH.

E:		0 - #****	
Figure 3 - 150	Format of RXSFD	Setting Register 2	(BBRXSFDZ)

24						•		
Symbol	31	30	29	28	27	26	25	24
BBRXSFD2	RSFD231	RSFD230	RSFD229	RSFD228	RSFD227	RSFD226	RSFD225	RSFD224
(08F0H)								
	23	22	21	20	19	18	17	16
(08F1H)	RSFD223	RSFD222	RSFD221	RSFD220	RSFD219	RSFD218	RSFD217	RSFD216
_	15	14	13	12	11	10	9	8
(08F2H)	RSFD215	RSFD214	RSFD213	RSFD212	RSFD211	RSFD210	RSFD209	RSFD208
_	7	6	5	4	3	2	1	0
(08F3H)	RSFD207	RSFD206	RSFD205	RSFD204	RSFD203	RSFD202	RSFD201	RSFD200
	RSFD231 t	RSFD231 to RSFD200 SFD2 value for reception						

Bank number: 0 Address: 08F0H to 08F3H After reset: 55556F4EH R/W



3.4.140 RXSFD setting register 3 (BBRXSFD3)

This register is used to set the SFD value for reception of an FEC disabled frame when the MRFSKSFD bit is 1. This register consists of 32 bits. Set this register to 55557A0EH. When using a 16-bit value as the SFD, specify the preamble value (5555H) in the higher-order 16 bits (RSFD331 to RSFD316). When using a 17-bit to 32-bit value as the SFD, specify the preamble value in the higher-order unused bits.

Examples:

17-bit SFD: Specify 5555H in the RSFD331 to RSFD317 bits.

25-bit SFD: Specify 55H in the RSFD331 to RSFD325 bits

Specify an SFD pattern that differs in at least six bits from the SFD value for FEC enabled frames when the MRFSKSFD bit is 1. The value of this register following a reset is 55557A0EH.

Figure 2 151	Format of DVCED Catting Degister 2 (DDDVCED2)	`
Figure 5 - 151	Format of RXSFD Setting Register 3 (BBRXSFD3))

Damenanis								
Symbol	31	30	29	28	27	26	25	24
BBRXSFD3	RSFD331	RSFD330	RSFD329	RSFD328	RSFD327	RSFD326	RSFD325	RSFD324
(08FCH)								
	23	22	21	20	19	18	17	16
(08FDH)	RSFD323	RSFD322	RSFD321	RSFD320	RSFD319	RSFD318	RSFD317	RSFD316
	15	14	13	12	11	10	9	8
(08FEH)	RSFD315	RSFD314	RSFD313	RSFD312	RSFD311	RSFD310	RSFD309	RSFD308
	7	6	5	4	3	2	1	0
(08FFH)	RSFD307	RSFD306	RSFD305	RSFD304	RSFD303	RSFD302	RSFD301	RSFD300
_								
	RSFD331 to RSFD300 SFD3 value			for reception				

Bank number: 0 Address: 08FCH to 08FFH After reset: 55557A0EH R/W



3.4.141 RXSFD setting register 4 (BBRXSFD4)

This register is used to set the SFD value for reception of an FEC enabled frame when the MRFSKSFD bit is 1. This register consists of 32 bits. Set this register to 5555632DH. When using a 16-bit value as the SFD, specify the preamble value (5555H) in the higher-order 16 bits (RSFD431 to RSFD416). When using a 17-bit to 32-bit value as the SFD, specify the preamble value in the higher-order unused bits.

Examples:

17-bit SFD: Specify 5555H in the RSFD431 to RSFD417 bits.

25-bit SFD: Specify 55H in the RSFD431 to RSFD425 bits

Specify an SFD pattern that differs in at least six bits from the SFD value for FEC disabled frames when the MRFSKSFD bit is 1. The value of this register following a reset is 5555632DH.

Einuma 0 450	Comment of DVCCD	Catting Deviator 1	
Figure 3 - 152	Format of RXSFD	Setting Register 4	(BBRASED4)

Danithanib						•		
Symbol	31	30	29	28	27	26	25	24
BBRXSFD4	RSFD431	RSFD430	RSFD429	RSFD428	RSFD427	RSFD426	RSFD425	RSFD424
(08F8H)								
	23	22	21	20	19	18	17	16
(08F9H)	RSFD423	RSFD422	RSFD421	RSFD420	RSFD419	RSFD418	RSFD417	RSFD416
_	15	14	13	12	11	10	9	8
(08FAH)	RSFD415	RSFD414	RSFD413	RSFD412	RSFD411	RSFD410	RSFD409	RSFD408
_	7	6	5	4	3	2	1	0
(08FBH)	RSFD407	RSFD406	RSFD405	RSFD404	RSFD403	RSFD402	RSFD401	RSFD400
-								
	RSFD431 t	o RSFD400	SFD4 value	for reception				

Bank number: 0 Address: 08F8H to 08FBH After reset: 5555632DH R/W



3.4.142 Mode switch frame transmission register (BBTXMODESW)

The mode switch enable bit enables the transmission of the mode switch frame. Setting this bit to 1 and then setting the transmit trigger to 1 transmits the mode switch frame. Only set this bit to 1 for FSK modulation; do not set to 1 for OFDM modulation. Also set the FSKCRC bit count switch bit (FSKCRCBIT) in the FSK control register 1 (BBFSKCON1) to 1. TXMODESW1 to TXMODESW15 bits are used to specify PHR bits 1 to 15 of the mode switch frame to be transmitted. The value of this register following a reset is 0000H.

Figure 3 - 153 Format of Mode Switch Frame Transmission Register (BBTXMODESW)

Address: 0	165H, 0164H	After reset:	0000H R/	W				
Symbol	15	14	13	12	11	10	9	8
BBTXMOD	TXMODE	TXMODE	TXMODE	TXMODE	TXMODE	TXMODE	TXMODE	TXMODE
ESW	SW15	SW14	SW13	SW12	SW11	SW10	SW9	SW8
(0165H)								
	7	6	5	4	3	2	1	0
(0164H)	TXMODE	TXMODE	TXMODE	TXMODES	TXMODE	TXMODE	TXMODE	MODESW
	SW7	SW6	SW5	W4	SW3	SW2	SW1	
	TYMODE				TYMODESW			

TXMODE	TXMODESW
SW15 to 1	
—	Value of PHR bits 1 to 15 of the mode switch frame to be transmitted

MODESW	Mode switch enable
0	Disabled, i.e., frames other than mode switch frames are transmitted.
1	Enabled, i.e., the mode switch frame is transmitted.



3.4.143 Mode switch frame reception register (BBRXMODESW)

This register holds the PHY header data (PHR) when a mode switch frame is received. The stored data is retained until the start of the next reception of a mode switch frame. The value of this register following a reset is 0000H.

Figure 3 - 154	Format of Mode Switch Frame Reception Register (BBRXMODESW)
riguio o Tor	

Address: 0167H, 0166H		After reset:	0000H R					
Symbol	15	14	13	12	11	10	9	8
BBRXMOD	RXMODE	RXMODE	RXMODE	RXMODE	RXMODE	RXMODE	RXMODE	RXMODE
ESW	SW15	SW14	SW13	SW12	SW11	SW10	SW9	SW8
(0167H)								
	7	6	5	4	3	2	1	0
(0166H)	7 RXMODE	6 RXMODE	5 RXMODE	4 RXMODE	3 RXMODE	2 RXMODE	1 RXMODE	0 RXMODE
(0166H)	·	-	-		-		1 RXMODE SW1	
(0166H)	RXMODE	RXMODE	RXMODE	RXMODE	RXMODE	RXMODE	-	RXMODE

RXMODESW15 to	RXMODESW
RXMODESW0	
—	Value of PHR bits 0 to 15 of the received mode switch frame



3.4.144 Mode switch status register (BBMSSTATE)

The BCH syndrome calculation result bit is used to check the result of BCH syndrome calculation for the received mode switch frame. The PC error flag is used to check whether a PC error has been found in the received mode switch frame. The received mode switch bit is used to check the value of the mode switch in the received mode switch frame. The value of this register following a reset is 00000X00B.

Figure 3 - 155 Format of Mode Switch Status Register (BBMSSTATE)

Address: 0	168H After	reset: 00000X	(00B R					
Symbol	7	6	5	4	3	2	1	0
BBMS	0	0	0	0	0	MSFLD	PCERRFLG	BCHSYND
STATE								

MSFLD	Received mode switch
_	Value of the mode switch in the received mode switch frame

PCERRFLG	PC error flag
0	No PC error has been found.
1	A PC error has been found.

BCHSYND	BCH syndrome calculation result					
0	Result of BCH syndrome calculation = 0					
1	Result of BCH syndrome calculation = 1					



3.4.145 Mode switch frame control register (BBMSCON)

The parity check target bits setting bit is used to set the range of bits in received mode switch frames to be parity checked. The value of this register following a reset is 00H.

Figure 3 - 156 Format of Mode Switch Frame Control Register (BBMSCON)

Address: 0169H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBMSCON	0	0	0	0	0	0	0	PCSEL

PCSEL	Parity check target bits setting					
0	Bits 0 to 10 are to be parity checked.					
1	Bits 0 to 14 are to be parity checked.					

Caution When writing to this register, set bits 7 to 1 to the value 0.



3.4.146 FSKCCA level threshold setting register (BBFSKCCAVTH)

This register is used to set the threshold level for CCA in FSK modulation. The frequency channel is judged to be busy when the CCA value is equal to or greater than the setting in this register. This device compares the receive level with the threshold in 10 bits; bits 9 to 0 of this register are used and bit 9 is the sign bit. Specify a value in 2's complement representation. The unit of setting is dBm. For example, 33DH indicates -97.5 dBm. The value of this register following a reset is 0200H.

Figure 3 - 157 Format of FSKCCA Level Threshold Setting Register (BBFSKCCAVTH)

Address: 0	16BH, 016AH	After reset	: 0200H R/	W				
Symbol	15	14	13	12	11	10	9	8
BBFSKCCA	0	0	0	0	0	0	FSKCCA	FSKCCA
VTH							VTH9	VTH8
(016BH)								
_	7	6	5	4	3	2	1	0
(016AH)	FSKCCA	FSKCCA	FSKCCA	FSKCCA	FSKCCA	FSKCCA	FSKCCA	FSKCCA
	VTH7	VTH6	VTH5	VTH4	VTH3	VTH2	VTH1	VTH0
	FSKCCA	VTH9 to			FSKCCA	threshold		
	FSKCC	AVTH0						

Threshold level for CCA in FSK modulation

Caution When writing to this register, set bits 15 to 10 to the value 0.



3.4.147 FSK reception level threshold setting register (BBFSKLVLVTH)

This register is used to set the threshold value for the receive level filter function in FSK modulation. Reception is done for the level higher than the specified value. This device compares the receive level with the threshold in 10 bits; bits 9 to 0 of this register are used and bit 9 is the sign bit. Specify a value in 2's complement representation. The unit of setting is dBm. For example, 33DH indicates -97.5 dBm. The value of this register following a reset is 0200H.

Figure 3 - 158 Format of FSK Reception Level Threshold Setting Register (BBFSKLVLVTH)

Address: 0	16DH, 016CH	After reset	t: 0200H R	/W				
Symbol	15	14	13	12	11	10	9	8
BBFSKLVL	0	0	0	0	0	0	FSKLVL	FSKLVL
VTH							VTHT9	VTHT8
(016DH)								
	7	6	5	4	3	2	1	0
(016CH)	FSKLVL	FSKLVL	FSKLVL	FSKLVL	FSKLVL	FSKLVL	FSKLVL	FSKLVL
	VTHT7	VTHT6	VTHT5	VTHT4	VTHT3	VTHT2	VTHT1	VTHT0
	FSKLVL	/THT9 to			FSK receive l	evel threshold		
	FSKLVL	VTHT0						

Threshold value for the receive level filter function in FSK modulation

Caution When writing to this register, set bits 15 to 10 to the value 0.



3.4.148 FSKPHR reception register (BBFSKPHRRX)

This register holds the values of bits 0 to 4 of the PHY header data when a non-mode switch frame is received. The timing of the storage in this register is the same as the timing when the frame length value is stored. The values corresponding to the save bank specified by the receive data save bank select bit is read from this register. The value of this register following a reset is 0200H.

Figure 3 - 159 Format of FSKPHR Reception Register (BBFSKPHRRX)

Address: 0	16EH After	reset: 00H	R							
Symbol	7	6	5	4	3	2	1	0		
BBFSKPHR	0	0	0	FSKPHRRX	FSKPHRRX	FSKPHRRX	FSKPHRRX	FSKPHRRX		
RX				4	3	2	1	0		
	FSKPHRRX	FSKPHRRX FSKPHR reception 4								
	4									
		Received va	ue (DW)							
	FSKPHRRX			FS	KPHR reception	on 3				
	3									
	—	Received va	ue (FCS)							
	FSKPHRRX			FS	KPHR reception	on 2				
	2									
	— Received value (Reserved)									
	FSKPHRRX			FS	KPHR reception	on 1				
	1									
	—	Received value (Reserved)								

FSKPHRRX	FSKPHR reception 0
0	
_	Received value (MS)



3.4.149 OFDM control register (BBOFDMCON)

The number-of-OFDMCRC-bit switch bit selects the number of bits for the CRC calculation process in OFDM transmission or reception. The OFDMOPTION setting bits are used to set the option value for OFDM transmission or reception. The OFDM interleaving setting bit is used to set the interleaving value for OFDM transmission or reception. The OFDM extended mode bit is used to select an internal setting for OFDM modulation. When any of option-3 MCS0, option-4 MCS0, or option-4 MCS1 is selected, set this bit to 1. Otherwise, set this bit to 0. The value of this register following a reset is 00H.

Figure 3 - 160 Format of OFDM Control Register (BBOFDMCON)

Address: 0	170H After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBOFDM	0	0	0	OFDMEXT	OFDMINTER	OFDM	OFDM	OFDM
CON					LEAVING	OPTION1	OPTION0	CRCBIT

OFDMEXT	OFDM extended mode
0	For other cases than those described below
1	For option-3 MCS0, option-4 MCS0, and option-4 MCS1

OFDMINTER	OFDM interleaving setting
LEAVING	
—	Interleaving value

OFDM	OFDM	OFDMOPTION setting
OPTION1	OPTION0	
0	0	Option 1
0	1	Option 2
1	0	Option 3
1	1	Option 4

OFDM	Number-of-OFDMCRC-bit switch
CRCBIT	
0	32-bit CRC
1	16-bit CRC

Caution When writing to this register, set bits 7 to 5 to the value 0.



3.4.150 OFDMPHR transmission register 0 (BBOFDMPHRTX0)

The OFDMMCSTX setting bits are used to specify the MCS value for OFDM transmission. Specify the values of bits 4 to 2 of the PHR for OFDM transmission in the OFDMMCSTX0 to OFDMMCSTX2 bits, respectively. The OFDMSCBTX setting bits are used to specify the scrambler value for OFDM transmission. Specify the values of bits 20 and 19 of the PHR for OFDM transmission in the OFDMSCBTX0 and OFDMSCBTX1 bits, respectively. Note the correspondence of bit positions between the PHR and this register. The value of this register following a reset is 00H.

Eigung 0 464	Earner of AEDMOUR Transmission Deviator A (DDAEDMOURTVA)
Floure 5 - 101	Format of OFDMPHR Transmission Register 0 (BBOFDMPHRTX0)

Address: 0	172H After	r reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBOFDM	0	0	0	OFDM	OFDM	OFDM	OFDM	OFDM
PHRTX0				SCBTX1	SCBTX0	MCSTX2	MCSTX1	MCSTX0
	OFDMSCBTX1,		OFDMSCBTX setting					
	OFDMSCBTX0							
	—		Scrambler value					
I								

OFDMN	ACSTX2 to	OFDMMCSTX setting
OFDM	IMCSTX0	
		MCS value

Caution When writing to this register, set bits 7 to 5 to the value 0.



3.4.151 OFDMPHR transmission register 1 (BBOFDMPHRTX1)

Specify the values of bits 5, 17, 18, and 21 of the PHR for OFDM transmission in the OFDMPHRTX5,

OFDMPHRTX17, OFDMPHRTX18, and OFDMPHRTX21 bits, respectively. The value of this register following a reset is 00H.

Figure 3 - 162 Format of OFDMPHR Transmission Register 1 (BBOFDMPHRTX1)

Address: 0173H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBOFDM	0	0	OFDM	OFDM	OFDM	OFDM	0	0
PHRTX1			PHRTX21	PHRTX18	PHRTX17	PHRTX5		

OFDM	OFDMPHR transmission 21
PHRTX21	
_	Value to be transmitted

OF	-DM	OFDMPHR transmission 18
PHR	RTX18	
-		Value to be transmitted

OFDM	OFDMPHR transmission 17
PHRTX17	
_	Value to be transmitted

OFDM	OFDMPHR transmission 5
PHRTX5	
_	Value to be transmitted

Caution When writing to this register, set bits 7, 6, 1, and 0 to the value 0.



3.4.152 OFDMPHRACK reply register 0 (BBOFDMPHRACK0)

The OFDMMCSACK setting bits are used to specify the MCS value in the PHR for OFDM auto ACK reply. Specify the values of bits 4 to 2 of the PHR for OFDM auto ACK reply in the OFDMMCSACK0 to OFDMMCSACK2 bits, respectively. The OFDMSCBACK setting bits are used to specify the scrambler value in the PHR for OFDM auto ACK reply. Specify the values of bits 20 and 19 of the PHR for OFDM auto ACK reply in the OFDMSCBACK0 and OFDMSCBACK1 bits, respectively. Note the correspondence of bit positions between the PHR and this register. The value of this register following a reset is 00H.

Figure 3 - 163 Format of OFDMPHRACK Reply Register 0 (BBOFDMPHRACK0)

Address: 0'	174H After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBOFDM	0	0	0	OFDM	OFDM	OFDM	OFDM	OFDM
PHRACK0				SCBACK1	SCBACK0	MCSACK2	MCSACK1	MCSACK0

OFDMSCBACK1,	OFDMSCBACK setting
OFDMSCBACK0	
—	Scrambler value

OFDMMCSACK2 to	OFDMMCSACK setting
OFDMMCSACK0	
—	MCS value

Caution When writing to this register, set bits 7 to 5 to the value 0.



3.4.153 OFDMPHRACK reply register 1 (BBOFDMPHRACK1)

Specify the values of bits 5, 17, 18, and 21 of the PHR for OFDM auto ACK reply in the OFDMPHRACK5, OFDMPHRACK17, OFDMPHRACK18, and OFDMPHRACK21 bits, respectively. The value of this register following a reset is 00H.

Figure 3 - 164 Format of OFDMPHRACK Reply Register 1 (BBOFDMPHRACK1)

Address: 0175H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBOFDM	0	0	OFDM	OFDM	OFDM	OFDM	0	0
PHRACK1			PHRACK21	PHRACK18	PHRACK17	PHRACK5		

OFDM	OFDMPHRACK reply 21
PHRACK21	
	Value to be transmitted

OFDM	OFDMPHRACK reply 18
PHRACK18	
—	Value to be transmitted

OFDM	OFDMPHRACK reply 17
PHRACK17	
—	Value to be transmitted

OFDM	OFDMPHRACK reply 5
PHRACK5	
	Value to be transmitted

Caution When writing to this register, set bits 7, 6, 1, and 0 to the value 0.



3.4.154 OFDMPHR reception register 0 (BBOFDMPHRRX0)

This register holds the values of bits 2 to 5 of the PHY header data when an OFDM frame is received. The timing of the storage in this register is the same as the timing when the frame length value is stored. The values corresponding to the save bank specified by the receive data save bank select bit is read from this register. The value of this register following a reset is 00H.

Figure 3 - 165 Format of OFDMPHR Reception Register 0 (BBOFDMPHRRX0)

Address: 0176H After reset: 00H R

Symbol	7	6	5	4	3	2	1	0
BBOFDM	0	0	OFDM	OFDM	OFDM	OFDM	0	0
PHRRX0			PHRRX5	PHRRX4	PHRRX3	PHRRX2		

OFDM	OFDMPHR reception 5
PHRRX5	
_	Received value (Reserved)

OFDM	OFDMPHR reception 4
PHRRX4	
_	Received value (RATE0)

OFDM	OFDMPHR reception 3
PHRRX3	
—	Received value (RATE1)

OFDM	OFDMPHR reception 2
PHRRX2	
_	Received value (RATE2)



3.4.155 OFDMPHR reception register 1 (BBOFDMPHRRX1)

This register holds the values of bits 17 to 21 of the PHY header data when an OFDM frame is received. The timing of the storage in this register is the same as the timing when the frame length value is stored. The values corresponding to the save bank specified by the receive data save bank select bit is read from this register. The value of this register following a reset is 00H.



Address: 0	Address: 0177H After reset: 00H R							
Symbol	7	6	5	4	3	2	1	0
BBOFDM	0	0	0	OFDM	OFDM	OFDM	OFDM	OFDM
PHRRX1				PHRRX21	PHRRX20	PHRRX19	PHRRX18	PHRRX17
	OFDM			OFD	MPHR reception	on 21		
	PHRRX21							
		Received va	lue (Reserved)				
	_							
	OFDM			OFD	MPHR reception	on 20		
	PHRRX20							
		Received va	Received value (SCBR0)					
	OFDM			OFD	MPHR reception	on 19		
	PHRRX19							
		Received va	lue (SCBR1)					
	OFDM			OFD	MPHR reception	on 18		
	PHRRX18							
	_	Received va	lue (Reserved)				

OFDM	OFDMPHR reception 17
PHRRX17	
	Received value (Reserved)



3.4.156 OFDMPHR reception register 2 (BBOFDMPHRRX2)

This register holds the values of bits 22 to 29 of the PHY header data when an OFDM frame is received. The timing of the storage in this register is the same as the timing when the frame length value is stored. The values corresponding to the save bank specified by the receive data save bank select bit is read from this register. The value of this register following a reset is 00H.

Figure 3 - 167 Format of OFDMPHR Reception Register 2 (BBOFDMPHRRX2) (1/2)

Address: 0178H After reset: 00H R

Symbol	7	6	5	4	3	2	1	0
BBOFDM	OFDM							
PHRRX2	PHRRX29	PHRRX28	PHRRX27	PHRRX26	PHRRX25	PHRRX24	PHRRX23	PHRRX22

OFDM	OFDMPHR reception 29
PHRRX29	
_	Received value HCS0

OFDM	OFDMPHR reception 28
PHRRX28	
—	Received value HCS1

OFDM	OFDMPHR reception 27
PHRRX27	
	Received value HCS2

OFDM	OFDMPHR reception 26
PHRRX26	
	Received value HCS3

OFDM	OFDMPHR reception 25
PHRRX25	
	Received value HCS4

OFDM	OFDMPHR reception 24
PHRRX24	
—	Received value HCS5



Figure 3 - 167 Format of OFDMPHR Reception Register 2 (BBOFDMPHRRX2) (2/2)

OFDM	OFDMPHR reception 23
PHRRX23	
_	Received value HCS6

OFDM	OFDMPHR reception 22
PHRRX22	
_	Received value HCS7



3.4.157 OFDMCCA level threshold setting register (BBOFDMCCAVTH)

This register is used to set the threshold level for CCA in OFDM modulation. The frequency channel is judged to be busy when the CCA value is equal to or greater than the setting in this register. This device compares the receive level with the threshold in 10 bits; bits 9 to 0 of this register are used and bit 9 is the sign bit. Specify a value in 2's complement representation. The unit of setting is dBm. For example, 33DH indicates -97.5 dBm. The value of this register following a reset is 0200H.

Figure 3 - 168	Format of OFDMCCA Level Threshold Setting Register (BBOFDMCCAVTH)	

Address: 017BH, 017AH		After reset	: 0200H R/	W				
Symbol	15	14	13	12	11	10	9	8
BBOFDM	0	0	0	0	0	0	OFDMCCA	OFDMCCA
CCAVTH							VTH9	VTH8
(017BH)								
	7	6	5	4	3	2	1	0
(017AH)	OFDMCCA	OFDMCCA	OFDMCCA	OFDMCCA	OFDMCCA	OFDMCCA	OFDMCCA	OFDMCCA
	VTH7	VTH6	VTH5	VTH4	VTH3	VTH2	VTH1	VTH0
	OFDMCC	AVTH9 to			OFDMCC	A threshold		
OFDMCCAVTH0								
			Threshold level for CCA in OFDM modulation					

Caution When writing to this register, set bits 15 to 10 to the value 0.



3.4.158 OFDM reception level threshold setting register (BBOFDMLVLVTH)

This register is used to set the threshold value for the receive level filter function in OFDM modulation. Reception is done for the level higher than the specified value. This device compares the receive level with the threshold in 10 bits; bits 9 to 0 of this register are used and bit 9 is the sign bit. Specify a value in 2's complement representation. The unit of setting is dBm. For example, 33DH indicates -97.5 dBm. The value of this register following a reset is 0200H.

Figure 3 - 169 Format of OFDM Reception Level Threshold Setting Register (BBOFDMLVLVTH)

Address: 017DH, 017CH		After reset	:: 0200H R	/W				
Symbol	15	14	13	12	11	10	9	8
BBOFDM	0	0	0	0	0	0	OFDMLVL	OFDMLVL
LVLVTH							VTHT9	VTHT8
(017DH)								
	7	6	5	4	3	2	1	0
(017CH)	OFDMLVL	OFDMLVL	OFDMLVL	OFDMLVL	OFDMLVL	OFDMLVL	OFDMLVL	OFDMLVL
	VTHT7	VTHT6	VTHT5	VTHT4	VTHT3	VTHT2	VTHT1	VTHT0
	OFDMLVL	VTHT9 to		(OFDM receive	level threshold	ł	
	OFDMLVLVTHT0							

Threshold value for the receive level filter function in OFDM modulation

Caution When writing to this register, set bits 15 to 10 to the value 0.



3.4.159 Port direction register 0 (GPIODIR0)

This register is used to set the I/O direction of the individual ports of GPIO0 to GPIO7. The value of this register following a reset is 00H.



Address: 0190H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
GPIODIR0	GPI07DIR	GPIO6DIR	GPI05DIR	GPIO4DIR	GPIO3DIR	GPIO2DIR	GPIO1DIR	GPIO0DIR

GPI07DIR	GPIO7 direction
0	Input port
1	Output port

GPIO6DIR	GPIO6 direction
0	Input port
1	Output port

GPIO5DIR	GPIO5 direction
0	Input port
1	Output port

GPIO4DIR	GPIO4 direction
0	Input port
1	Output port

GPIO3DIR	GPIO3 direction
0	Input port
1	Output port

GPIO2DIR	GPIO2 direction
0	Input port
1	Output port

GPIO1DIR	GPIO1 direction
0	Input port
1	Output port

GPIO0DIR	GPIO0 direction
0	Input port
1	Output port



3.4.160 Port direction register 1 (GPIODIR1)

This register is used to set the I/O direction of the individual ports of GPIO8 to GPIO12. The value of this register following a reset is 00H.



Address: 0191H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
GPIODIR1	0	0	0	GPIO12DIR	GPIO11DIR	GPIO10DIR	GPIO9DIR	GPIO8DIR

GPIO12DIR	GPIO12 direction
0	Input port
1	Output port

GPI011DIR	GPIO11 direction
0	Input port
1	Output port

GPIO10DIR	GPIO10 direction
0	Input port
1	Output port

GPIO9DIR	GPIO9 direction
0	Input port
1	Output port

GPIO8DIR	GPIO8 direction
0	Input port
1	Output port

Caution When writing to this register, set bits 7 to 5 to the value 0.



3.4.161 Port data register 0 (GPIODATA0)

This register is used to set the values to be output from the individual ports of GPIO0 to GPIO7 when they are set to output. When a GPIO port is set to input, the pin state (high or low) can be read from this register. The value of this register following a reset is 00H.

Figure 3 - 172 Format of Port Data Register 0 (GPIODATA0) (1/2)

Address: 0	192H After	reset: 00H (w	hen the port is	set to output)	R/W			
Symbol	7	6	5	4	3	2	1	0
GPIODATA	GPIO7DATA	GPIO6DATA	GPIO5DATA	GPIO4DATA	GPIO3DATA	GPIO2DATA	GPIO1DATA	GPIO0DATA
0								

GPIO7DATA	GPIO7 data
—	When the respective port pin is set to input, this bit indicates the value of the port pin. When the
	respective port pin is set to output, this bit sets the value to be output from the port pin. Set 0 or 1
	to respectively output 0 or 1.

GPIO6DATA	GPIO6 data
—	When the respective port pin is set to input, this bit indicates the value of the port pin. When the
	respective port pin is set to output, this bit sets the value to be output from the port pin. Set 0 or 1
	to respectively output 0 or 1.

GPIO5DATA	GPIO5 data
_	When the respective port pin is set to input, this bit indicates the value of the port pin. When the
	respective port pin is set to output, this bit sets the value to be output from the port pin. Set 0 or 1
	to respectively output 0 or 1.

GPIO4DATA	GPIO4 data
—	When the respective port pin is set to input, this bit indicates the value of the port pin. When the
	respective port pin is set to output, this bit sets the value to be output from the port pin. Set 0 or 1
	to respectively output 0 or 1.

GPIO3DATA	GPIO3 data
—	When the respective port pin is set to input, this bit indicates the value of the port pin. When the
	respective port pin is set to output, this bit sets the value to be output from the port pin. Set 0 or 1
	to respectively output 0 or 1.



Figure 3 - 172 Format of Port Data Register 0 (GPIODATA0) (2/2)

GPIO2DATA	GPIO2 data
—	When the respective port pin is set to input, this bit indicates the value of the port pin. When the
	respective port pin is set to output, this bit sets the value to be output from the port pin. Set 0 or 1
	to respectively output 0 or 1.

GPIO1DATA	GPIO1 data
—	When the respective port pin is set to input, this bit indicates the value of the port pin. When the
	respective port pin is set to output, this bit sets the value to be output from the port pin. Set 0 or 1
	to respectively output 0 or 1.

GPIO0DATA	GPIO0 data
—	When the respective port pin is set to input, this bit indicates the value of the port pin. When the
	respective port pin is set to output, this bit sets the value to be output from the port pin. Set 0 or 1
	to respectively output 0 or 1.



3.4.162 Port data register 1 (GPIODATA1)

This register is used to set the values to be output from the individual ports of GPIO8 to GPIO12 when they are set to output. When a GPIO port is set to input, the pin state (high or low) can be read from this register. The value of this register following a reset is 00H.

Figure 3 - 173 Format of Port Data Register 1 (GPIODATA1)

Address: 0193H		After reset: 00H (when the port is set to output)			R/W			
Symbol	7	6	5	4	3	2	1	0
GPIODATA	0	0	0	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8
1				DATA	DATA	DATA	DATA	DATA

GPIO12	GPIO12 data
DATA	
	When the respective port pin is set to input, this bit indicates the value of the port pin. When the
	respective port pin is set to output, this bit sets the value to be output from the port pin. Set 0 or 1
	to respectively output 0 or 1.

GPIO11	GPIO11 data
DATA	
_	When the respective port pin is set to input, this bit indicates the value of the port pin. When the respective port pin is set to output, this bit sets the value to be output from the port pin. Set 0 or 1 to respectively output 0 or 1.

GPIO10	GPIO10 data
DATA	
	When the respective port pin is set to input, this bit indicates the value of the port pin. When the
	respective port pin is set to output, this bit sets the value to be output from the port pin. Set 0 or 1
	to respectively output 0 or 1.

GPIO9	GPIO9 data
DATA	
	When the respective port pin is set to input, this bit indicates the value of the port pin. When the
	respective port pin is set to output, this bit sets the value to be output from the port pin. Set 0 or 1
	to respectively output 0 or 1.

GPIO8	GPIO8 data
DATA	
—	When the respective port pin is set to input, this bit indicates the value of the port pin. When the respective port pin is set to output, this bit sets the value to be output from the port pin. Set 0 or 1
	to respectively output 0 or 1.

Caution When writing to this register, set bits 7 to 5 to the value 0.

3.4.163 Port output driving capability switching register 0 (GPIODRV0)

This register is used to switch the output driving capability of the individual ports of GPIO0 to GPIO7 when they are set to output. The value of this register following a reset is 00H.

Figure 3 - 174 Format of Port Output Driving Capability Switching Register 0 (GPIODRV0)

Address: 0194H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
GPIODRV0	GPI07DRV	GPIO6DRV	GPIO5DRV	GPIO4DRV	GPIO3DRV	GPIO2DRV	GPIO1DRV	GPIO0DRV

GPI07DRV	GPIO7 driving capability			
0	Low driving capability			
1	High driving capability			

GPIO6DRV	GPIO6 driving capability	
0	ow driving capability	
1	High driving capability	

GPI05DRV	GPIO5 driving capability	
0	Low driving capability	
1	High driving capability	

GPIO4DRV	GPIO4 driving capability	
0	Low driving capability	
1	High driving capability	

GPI03DR	GPIO3 driving capability	
0	Low driving capability	
1	High driving capability	

GPIO2DRV	GPIO2 driving capability	
0	Low driving capability	
1	High driving capability	

GPIO1DRV	GPIO1 driving capability	
0	Low driving capability	
1	High driving capability	

GPIO0DRV	GPIO0 driving capability	
0	Low driving capability	
1	High driving capability	



3.4.164 Port output driving capability switching register 1 (GPIODRV1)

This register is used to switch the output driving capability of the individual ports of GPIO8 to GPIO12 and SOUT when they are set to output. The value of this register following a reset is 00H.

Figure 3 - 175 Format of Port Output Driving Capability Switching Register 1 (GPIODRV1)

Address: 0	195H Afte	r reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
GPIODRV1	0	0	SOUTDRV	GPIO12DRV	GPIO11DRV	GPIO10DRV	GPIO9DRV	GPIO8DRV

SOUTDRV	SOUT driving capability	
0	Low driving capability	
1	High driving capability	

GPIO12D	RV GPIO12 driving capability	
0	Low driving capability	
1	High driving capability	

GPIO11DRV	GPIO11 driving capability	
0	Low driving capability	
1	High driving capability	

GPIO10DRV	GPIO10 driving capability	
0	Low driving capability	
1	High driving capability	

GPIO9DRV	GPIO9 driving capability				
0	Low driving capability				
1	High driving capability				

GPIO8DRV	GPIO8 driving capability				
0	Low driving capability				
1	High driving capability				

Caution When writing to this register, set bits 7 and 6 to the value 0.



3.4.165 Pull-up/pull-down selection register 0 (PULLSEL0)

This register is used to enable or disable the pull-up and pull-down of the individual ports of GPIO0 to GPIO3. When the pull-up and pull-down of a port is enabled, the selection of pull-up or pull-down takes effect. Note that the pull-up or pull-down is disabled when a port is set to output. The value of this register following a reset is FFH.

Figure 3 - 176 Format of Pull-Up/Pull-Down Selection Register 0 (PULLSEL0) (1/2)

Address: 0198H After reset: FFH		R/W						
Symbol	7	6	5	4	3	2	1	0
PULLSEL0	PULL3SEL	PULL3EN	PULL2SEL	PULL2EN	PULL1SEL	PULL1EN	PULLOSEL	PULL0EN

PULL3SEL	PULL3 selection
0	GPIO3 = Pulled down
1	GPIO3 = Pulled up

PULL3EN	PULL3 enable					
0	GPIO3 = Pull-up and pull-down are disabled.					
1	GPIO3 = Pull-up and pull-down are enabled.					

PULL2SEL	PULL2 selection					
0	GPIO2 = Pulled down					
1	GPIO2 = Pulled up					

PULL2EN	PULL2 enable				
0	GPIO2 = Pull-up and pull-down are disabled.				
1	GPIO2 = Pull-up and pull-down are enabled.				

PULL1SEL	PULL1 selection					
0	GPIO1 = Pulled down					
1	GPIO1 = Pulled up					

PULL1EN	PULL1 enable				
0	GPIO1 = Pull-up and pull-down are disabled.				
1	GPIO1 = Pull-up and pull-down are enabled.				



Figure 3 - 176 Format of Pull-Up/Pull-Down Selection Register 0 (PULLSEL0) (2/2)

PULLOSEL	PULL0 selection
0	GPIO0 = Pulled down
1	GPIO0 = Pulled up

PULL0EN	PULL0 enable					
0	GPIO0 = Pull-up and pull-down are disabled.					
1	GPIO0 = Pull-up and pull-down are enabled.					



3.4.166 Pull-up/pull-down selection register 1 (PULLSEL1)

This register is used to enable or disable the pull-up and pull-down of the individual ports of GPIO4 to GPIO7. When the pull-up and pull-down of a port is enabled, the selection of pull-up or pull-down takes effect. Note that the pull-up or pull-down is disabled when a port is set to output. The value of this register following a reset is FFH.

Figure 3 - 177 Format of Pull-Up/Pull-Down Selection Register 1 (PULLSEL1) (1/2)

Address: 0199H After reset: FFH		R/W						
Symbol	7	6	5	4	3	2	1	0
PULLSEL1	PULL7SEL	PULL7EN	PULL6SEL	PULL6EN	PULL5SEL	PULL5EN	PULL4SEL	PULL4EN

PULL7SEL	PULL7 selection
0	GPIO7 = Pulled down
1	GPIO7 = Pulled up

PULL7EN PULL7 enable	
0	GPIO7 = Pull-up and pull-down are disabled.
1 GPIO7 = Pull-up and pull-down are enabled.	

PULL6SEL	PULL6 selection	
0	GPIO6 = Pulled down	
1	GPIO6 = Pulled up	

PULL6EN	PULL6 enable	
0	GPIO6 = Pull-up and pull-down are disabled.	
1	GPIO6 = Pull-up and pull-down are enabled.	

PULL5SEL	PULL5 selection
0	GPIO5 = Pulled down
1	GPIO5 = Pulled up

PULL5EN PULL5 enable		
0	GPIO5 = Pull-up and pull-down are disabled.	
1	GPIO5 = Pull-up and pull-down are enabled.	



Figure 3 - 177 Format of Pull-Up/Pull-Down Selection Register 1 (PULLSEL1) (2/2)

PULL4SEL	PULL4 selection
0	GPIO4 = Pulled down
1	GPIO4 = Pulled up

PULL4EN	PULL4 enable	
0	GPIO4 = Pull-up and pull-down are disabled.	
1	GPIO4 = Pull-up and pull-down are enabled.	



3.4.167 Pull-up/pull-down selection register 2 (PULLSEL2)

This register is used to enable or disable the pull-up and pull-down of the individual ports of GPIO8 to GPIO11. When the pull-up and pull-down of a port is enabled, the selection of pull-up or pull-down takes effect. Note that the pull-up or pull-down is disabled when a port is set to output. The value of this register following a reset is FFH.

Figure 3 - 178 Format of Pull-Up/Pull-Down Selection Register 2 (PULLSEL2) (1/2)

Address: 0	19AH After	r reset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	0
PULLSEL2	PULL11SEL	PULL11EN	PULL10SEL	PULL10EN	PULL9SEL	PULL9EN	PULL8SEL	PULL8EN

PULL11SEL	PULL11 selection
0	GPIO11 = Pulled down
1	GPIO11 = Pulled up

PULL11EN PULL11 enable	
0	GPIO11 = Pull-up and pull-down are disabled.
1 GPIO11 = Pull-up and pull-down are enabled.	

PULL10SEL	PULL10 selection	
0	GPIO10 = Pulled down	
1	GPIO10 = Pulled up	

PULL10EN	PULL10 enable
0	GPIO10 = Pull-up and pull-down are disabled.
1	GPIO10 = Pull-up and pull-down are enabled.

PULL9SEL	PULL9 selection		
0	GPIO9 = Pulled down		
1	GPIO9 = Pulled up		

PULL9EN	PULL9 enable	
0	GPIO9 = Pull-up and pull-down are disabled.	
1	GPIO9 = Pull-up and pull-down are enabled.	



Figure 3 - 178 Format of Pull-Up/Pull-Down Selection Register 2 (PULLSEL2) (2/2)

PULL8SEL	PULL8 selection
0	GPIO8 = Pulled down
1	GPIO8 = Pulled up

PULL8EN	PULL8 enable
0	GPIO8 = Pull-up and pull-down are disabled.
1	GPIO8 = Pull-up and pull-down are enabled.



3.4.168 Pull-up/pull-down selection register 3 (PULLSEL3)

This register is used to enable or disable the pull-up and pull-down of the individual ports of GPIO12, SEN, SIN, and SCLK. When the pull-up and pull-down of a port is enabled, the selection of pull-up or pull-down takes effect. Note that the pull-up or pull-down is disabled when a port is set to output. The value of this register following a reset is FFH.

Figure 3 - 179 Format of Pull-Up/Pull-Down Selection Register 3 (PULLSEL3) (1/2)

Address: 019BH After reset: FFH		R/W						
Symbol	7	6	5	4	3	2	1	0
PULLSEL3	PULLSCLK	PULLSCLK	PULLSIN	PULLSIN	PULLSEN	PULLSEN	PULL12	PULL12
	SEL	EN	SEL	EN	SEL	EN	SEL	EN

PULLSCLK	PULLSCLK selection
SEL	
0	SCLK = Pulled down
1	SCLK = Pulled up

PULLSCLK	PULLSCLK enable	
EN		
0	SCLK = Pull-up and pull-down are disabled.	
1	SCLK = Pull-up and pull-down are enabled.	

PULLSIN	PULLSIN selection
SEL	
0	SIN = Pulled down
1	SIN = Pulled up

PULLSIN	PULLSIN enable
EN	
0	SIN = Pull-up and pull-down are disabled.
1	SIN = Pull-up and pull-down are enabled.

PULLSEN	PULLSEN selection
SEL	
0	SEN = Pulled down
1	SEN = Pulled up



Figure 3 - 179 Format of Pull-Up/Pull-Down Selection Register 3 (PULLSEL3) (2/2)

PULLSEN	PULLSEN enable
EN	
0	SEN = Pull-up and pull-down are disabled.
1	SEN = Pull-up and pull-down are enabled.

PULL12	PULL12 selection
SEL	
0	GPIO12 = Pulled down
1	GPIO12 = Pulled up

PULL12	PULL12 enable					
EN						
0	GPIO12 = Pull-up and pull-down are disabled.					
1	GPIO12 = Pull-up and pull-down are enabled.					



3.4.169 GPIO function selection register 0 (BBGPIOFUNCSEL0)

The pin functions of the port pins GPIO0 and GPIO1 can be selected by setting the GPIO0 and GPIO1 function selection bits, respectively. The value of this register following a reset is 00H.

Figure 3 - 180 Format of GPIO Function Selection Register 0 (BBGPIOFUNCSEL0)

Address: 01A0H After rese		r reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBGPIO	GPIO1SEL3	GPIO1SEL2	GPIO1SEL1	GPIO1SEL0	GPIO0SEL3	GPIO0SEL2	GPIO0SEL1	GPIO0SEL0
FUNCSEL0								

GPIO1SEL3	GPIO1SEL2	GPIO1SEL1	GPIO1SEL0	GPIO1 function selection
0	0	0	0	GPIO
0	0	0	1	INTOUT0
0	0	1	0	Reserved
0	0	1	1	Reserved
0	1	0	0	СТХ
0	1	0	1	CPS
0	1	1	0	CSD
0	1	1	1	Reserved
1	0	0	0	Reserved
1	0	0	1	Reserved
1	0	1	0	Reserved
	Other the	an above		Setting prohibited

GPIO0SEL3	GPIO0SEL2	GPIO0SEL1	GPIO0SEL0	GPIO0 function selection
0	0	0	0	GPIO
0	0	0	1	INTOUT0
0	0	1	0	Reserved
0	0	1	1	Reserved
0	1	0	0	СТХ
0	1	0	1	CPS
0	1	1	0	CSD
0	1	1	1	Reserved
1	0	0	0	Reserved
1	0	0	1	Reserved
1	0	1	0	Reserved
	Other the	an above		Setting prohibited



3.4.170 GPIO function selection register 1 (BBGPIOFUNCSEL1)

The pin functions of the port pins GPIO2 and GPIO3 can be selected by setting the GPIO2 and GPIO3 function selection bits, respectively. The value of this register following a reset is 00H.

Figure 3 - 181 Format of GPIO Function Selection Register 1 (BBGPIOFUNCSEL1)

Address: 01A1H After		r reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBGPIO	GPIO3SEL3	GPIO3SEL2	GPIO3SEL1	GPIO3SEL0	GPIO2SEL3	GPIO2SEL2	GPIO2SEL1	GPIO2SEL0
FUNCSEL1								

GPIO3SEL3	GPIO3SEL2	GPIO3SEL1	GPIO3SEL0	GPIO3 function selection
0	0	0	0	GPIO
0	0	0	1	INTOUT0
0	0	1	0	Reserved
0	0	1	1	Reserved
0	1	0	0	СТХ
0	1	0	1	CPS
0	1	1	0	CSD
0	1	1	1	Reserved
1	0	0	0	Reserved
1	0	0	1	Reserved
1	0	1	0	Reserved
	Other the	an above		Setting prohibited

GPIO2SEL3	GPIO2SEL2	GPIO2SEL1	GPIO2SEL0	GPIO2 function selection
0	0	0	0	GPIO
0	0	0	1	INTOUT0
0	0	1	0	Reserved
0	0	1	1	Reserved
0	1	0	0	СТХ
0	1	0	1	CPS
0	1	1	0	CSD
0	1	1	1	Reserved
1	0	0	0	Reserved
1	0	0	1	Reserved
1	0	1	0	Reserved
	Other the	an above		Setting prohibited



3.4.171 GPIO function selection register 2 (BBGPIOFUNCSEL2)

The pin functions of the port pins GPIO4 and GPIO5 can be selected by setting the GPIO4 and GPIO5 function selection bits, respectively. The value of this register following a reset is 00H.

Figure 3 - 182 Format of GPIO Function Selection Register 2 (BBGPIOFUNCSEL2)

Address: 01A2H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBGPIO	GPIO5SEL3	GPIO5SEL2	GPIO5SEL1	GPIO5SEL0	GPIO4SEL3	GPIO4SEL2	GPIO4SEL1	GPIO4SEL0
FUNCSEL2								

GPIO5SEL3	GPIO5SEL2	GPIO5SEL1	GPIO5SEL0	GPIO5 function selection
0	0	0	0	GPIO
0	0	0	1	INTOUT0
0	0	1	0	Reserved
0	0	1	1	Reserved
0	1	0	0	СТХ
0	1	0	1	CPS
0	1	1	0	CSD
0	1	1	1	Reserved
1	0	0	0	Reserved
1	0	0	1	Reserved
1	0	1	0	Reserved
	Other the	an above		Setting prohibited

GPIO4SEL3	GPIO4SEL2	GPIO4SEL1	GPIO4SEL0	GPIO4 function selection
0	0	0	0	GPIO
0	0	0	1	INTOUT0
0	0	1	0	Reserved
0	0	1	1	Reserved
0	1	0	0	СТХ
0	1	0	1	CPS
0	1	1	0	CSD
0	1	1	1	Reserved
1	0	0	0	Reserved
1	0	0	1	Reserved
1	0	1	0	Reserved
	Other the	an above		Setting prohibited



3.4.172 GPIO function selection register 3 (BBGPIOFUNCSEL3)

The pin functions of the port pins GPIO6 and GPIO7 can be selected by setting the GPIO6 and GPIO7 function selection bits, respectively. The value of this register following a reset is 00H.

Figure 3 - 183 Format of GPIO Function Selection Register 3 (BBGPIOFUNCSEL3)

Address: 01A3H After res		r reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBGPIO	GPIO7SEL3	GPIO7SEL2	GPIO7SEL1	GPIO7SEL0	GPIO6SEL3	GPIO6SEL2	GPIO6SEL1	GPIO6SEL0
FUNCSEL3								

GPIO7SEL3	GPIO7SEL2	GPIO7SEL1	GPIO7SEL0	GPIO7 function selection
0	0	0	0	GPIO
0	0	0	1	INTOUT0
0	0	1	0	Reserved
0	0	1	1	Reserved
0	1	0	0	СТХ
0	1	0	1	CPS
0	1	1	0	CSD
0	1	1	1	Reserved
1	0	0	0	Reserved
1	0	0	1	Reserved
1	0	1	0	Reserved
	Other that	an above		Setting prohibited

GPIO6SEL3	GPIO6SEL2	GPIO6SEL1	GPIO6SEL0	GPIO6 function selection
0	0	0	0	GPIO
0	0	0	1	INTOUT0
0	0	1	0	Reserved
0	0	1	1	Reserved
0	1	0	0	СТХ
0	1	0	1	CPS
0	1	1	0	CSD
0	1	1	1	Reserved
1	0	0	0	Reserved
1	0	0	1	Reserved
1	0	1	0	Reserved
	Other the	an above		Setting prohibited



3.4.173 GPIO function selection register 4 (BBGPIOFUNCSEL4)

The pin functions of the port pins GPIO8 and GPIO9 can be selected by setting the GPIO8 and GPIO9 function selection bits, respectively. The value of this register following a reset is 00H.

Figure 3 - 184 Format of GPIO Function Selection Register 4 (BBGPIOFUNCSEL4)

Address: 0	1A4H After	r reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBGPIO	GPIO9SEL3	GPIO9SEL2	GPIO9SEL1	GPIO9SEL0	GPIO8SEL3	GPIO8SEL2	GPIO8SEL1	GPIO8SEL0
FUNCSEL4								

GPIO9SEL3	GPIO9SEL2	GPIO9SEL1	GPIO9SEL0	GPIO9 function selection
0	0	0	0	GPIO
0	0	0	1	INTOUT0
0	0	1	0	Reserved
0	0	1	1	Reserved
0	1	0	0	СТХ
0	1	0	1	CPS
0	1	1	0	CSD
0	1	1	1	Reserved
1	0	0	0	Reserved
1	0	0	1	Reserved
1	0	1	0	Reserved
	Other that	an above		Setting prohibited

GPIO8SEL3	GPIO8SEL2	GPIO8SEL1	GPIO8SEL0	GPIO8 function selection
0	0	0	0	GPIO
0	0	0	1	INTOUT0
0	0	1	0	Reserved
0	0	1	1	Reserved
0	1	0	0	СТХ
0	1	0	1	CPS
0	1	1	0	CSD
0	1	1	1	Reserved
1	0	0	0	Reserved
1	0	0	1	Reserved
1	0	1	0	Reserved
	Other the	an above		Setting prohibited



3.4.174 GPIO function selection register 5 (BBGPIOFUNCSEL5)

The pin functions of the port pins GPIO10 and GPIO11 can be selected by setting the GPIO10 and GPIO11 function selection bits, respectively. The value of this register following a reset is 00H.

Figure 3 - 185 Format of GPIO Function Selection Register 5 (BBGPIOFUNCSEL5)

Address: 01A5H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBGPIO	GPIO11SEL	GPIO11SEL	GPIO11SEL	GPIO11SEL	GPIO10SEL	GPIO10SEL	GPIO10SEL	GPIO10SEL
FUNCSEL5	3	2	1	0	3	2	1	0

GPIO11SEL	GPIO11SEL	GPIO11SEL	GPIO11SEL	GPIO11 function selection
3	2	1	0	
0	0	0	0	GPIO
0	0	0	1	INTOUT0
0	0	1	0	Reserved
0	0	1	1	Reserved
0	1	0	0	СТХ
0	1	0	1	CPS
0	1	1	0	CSD
0	1	1	1	Reserved
1	0	0	0	Reserved
1	0	0	1	Reserved
1	0	1	0	Reserved
	Other that	an above		Setting prohibited

GPIO10SEL	GPIO10SEL	GPIO10SEL	GPIO10SEL	GPIO10 function selection
3	2	1	0	
0	0	0	0	GPIO
0	0	0	1	INTOUT0
0	0	1	0	Reserved
0	0	1	1	Reserved
0	1	0	0	СТХ
0	1	0	1	CPS
0	1	1	0	CSD
0	1	1	1	Reserved
1	0	0	0	Reserved
1	0	0	1	Reserved
1	0	1	0	Reserved
	Other that	an above		Setting prohibited



3.4.175 GPIO function selection register 6 (BBGPIOFUNCSEL6)

The pin function of the port pin GPIO12 can be selected by setting the GPIO12 function selection bit. The value of this register following a reset is 00H.

Fiaure 3 - 186	Format of GPIO Function Selection Register 6 (BBGPIOFUNCSEL6)

Address: 0	1A6H Afte	er reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBGPIO	0	0	0	0	GPIO12SEL	GPIO12SEL	GPIO12SEL	GPIO12SEL
FUNCSEL6					3	2	1	0

GPIO12SEL	GPIO12SEL	GPIO12SEL	GPIO12SEL	GPIO12 function selection
3	2	1	0	
0	0	0	0	GPIO
0	0	0	1	INTOUT0
0	0	1	0	Reserved
0	0	1	1	Reserved
0	1	0	0	СТХ
0	1	0	1	CPS
0	1	1	0	CSD
0	1	1	1	Reserved
1	0	0	0	Reserved
1	0	0	1	Reserved
1	0	1	0	Reserved
	Other the	an above		Setting prohibited

Caution When writing to this register, set bits 7 to 4 to the value 0.



3.4.176 RX-state OSC setting register (BBRXOSC)

The RXDDC clock division ratio control bit is used to select the division ratio of the clock for the DDC for reception. The value of this register following a reset is 00H. See the latest application note which specifies the recommended register settings for use with this product.

Figure 3 - 187 Format of RX-State OSC Setting Register (BBRXOSC)

Address: 0	1C8H A	fter reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBRXOSC	0	0	0	0	0	RXOSCBFD	RXOSCBFD	RXOSCBFD
						DCDIVSEL2	DCDIVSEL1	DCDIVSEL0

RXOSCBFD	RXOSCBFD	RXOSCBFD	RXDDC clock division ratio control
DCDIVSEL2	DCDIVSEL1	DCDIVSEL0	
0	0	0	Division ratio is 12.
0	0	1	Division ratio is 13.
0	1	0	Division ratio is 14.
0	1	1	Division ratio is 11.
1	0	0	Division ratio is 10.
1	0	1	Division ratio is 9.
1	1	0	Setting prohibited
1	1	1	Setting prohibited

Caution When writing to this register, set bits 7 to 3 to the value 0.



3.4.177 NEWMODE transmission control register (BBNMTXCON)

The automatic NEWMODE transmission enable 0 to 2 bits are used to automatically transmit a NEWMODE frame. Setting all bits to 1 transmits a NEWMODE frame after the transmission of a mode switch frame. Be sure to set all bits to the same value. The method of automatic NEWMODE frame transmission can be selected by the NEWMODE transmission method selection bit.

0: FSK transmission

The settings in the NEWMODE transmission frequency setting register and NEWMODE transmission FSK control registers 0 and 1 are used for transmission.

1: OFDM transmission

The settings in the NEWMODE transmission frequency setting register, OFDM control register, and OFDMPHR transmission registers 0 and 1 are used for transmission.

The NEWMODE transmission sequence switch 0 and 1 bits select the operation sequence. Be sure to set both bits to the same value. The NEWMODE transmission enable bit enables or disables the transmission of a NEWMODE frame. While this bit is 0, transmission is not enabled even when the timing of enabling transmission comes in the MODEM block. The NEWMODE transmission completion interrupt selection bit is used to set the number of generation times of frame transmission completion interrupts in automatic NEWMODE transmission.

- When the setting of the NEWMODE transmission completion interrupt selection bit is 0: Frame transmission completion interrupts are generated twice, that is, upon completions of the transmission of the mode switch frame and of the transmission of a NEWMODE frame.
- When the setting of the NEWMODE transmission completion interrupt selection bit is 1: A frame transmission completion interrupt is only generated once, that is, upon completion of the transmission of a NEWMODE frame. The interrupt is not generated upon completion of the transmission of a mode switch frame.

The value of this register following a reset is 80H.

Register	Address	Bit	Normal Sequence	Shortest Sequence	Remark
Address 057H		b7 to b0	65H	15H	For FSK and OFDM
Address 058H		b7 to b0	8DH	3DH	For FSK and OFDM
Automatic NEWMODE transmission enable 0 bit	01E8H	b0	1 (automatic transmi	ssion is enabled)	For FSK and OFDM
NEWMODE transmission method selection bit	01E8H	b1	0 (FSK) or 1 (OFDM)	0 (FSK) or 1 (OFDM)	For FSK and OFDM
Automatic NEWMODE transmission enable 1 bit	01E8H	b2	1 (automatic transmi	ssion is enabled)	For FSK and OFDM
Automatic NEWMODE transmission enable 2 bit	01E8H	b3	1 (automatic transmi	ssion is enabled)	For FSK and OFDM
NEWMODE transmission sequence switch 0 bit	01E8H	b4	0	1	For FSK and OFDM
NEWMODE transmission enable bit	01E8H	b5	1 (enabled)	1 (enabled)	For FSK and OFDM
NEWMODE transmission sequence switch 1 bit	01E8H	b6	0	1	For FSK and OFDM
NEWMODE transmission SX shift frequency setting bits	01EBH, 01EAH	b11 to b0	0 (±0)	Value set for the SX shift frequency	For FSK and OFDM
NEWMODE transmission frequency setting bits	01EFH to 01ECH	b29 to b0	Frequency of NEWMODE frame transmission	Setting is ignored.	For FSK and OFDM
NEWMODE transmission FSK control registers 0 and 1	01F1H, 01F0H		Desired setting		For FSK
OFDM control register	0170H	—	Desired setting		For OFDM
OFDMPHR transmission registers 0 and 1	0173H, 0172H		Desired setting		For OFDM

Table 3 - 3	Settings of NEWMODE	Transmit Registers
-------------	---------------------	--------------------



Figure 3 - 188 Format of NEWMODE Transmission Control Register (BBNMTXCON)

Address: 0	1E8H After	r reset: 80H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBNMTX	NMTX	NMTX	NMTX	NMTX	NMTX	NMTX	NMTX	NMTX
CON	INTSEL	SQC1	EN	SQC0	ON2	ON1	MODE	ON0

NMTX INTSEL	NEWMODE transmission completion interrupt selection
0	An interrupt is generated upon completion of the transmission of the mode switch frame.
1	No interrupt is generated upon completion of the transmission of the mode switch frame.

NMTX	NEWMODE transmission sequence switch 1
SQC1	
0	Normal sequence
1	Shortest sequence

NMTXEN	NEWMODE transmission enable	
0	NEWMODE transmission is disabled.	
1	NEWMODE transmission is enabled.	

NMTXSQC0	NEWMODE transmission sequence switch 0
0	Normal sequence
1	Shortest sequence

NMTXON2	Automatic NEWMODE transmission enable 2	
0	Automatic transmission is disabled.	
1	Automatic transmission is enabled	

NMTXON1	Automatic NEWMODE transmission enable 1	
0	Automatic transmission is disabled.	
1	Automatic transmission is enabled	

NMTXMODE	NEWMODE transmission method selection
0	FSK transmission
1	OFDM transmission

NMTXON0	Automatic NEWMODE transmission enable 0	
0	Automatic transmission is disabled.	
1	Automatic transmission is enabled.	



3.4.178 NEWMODE Transmission SX shift frequency setting register (BBNMTXSXSFTFREQ)

The NEWMODE transmission SX shift frequency setting bits are used to set the amount of SX frequency shifting in NEWMODE transmission. The setting is possible in 1-kHz units (1H = 1 kHz).

```
000H: 0 KHz
001H: 1 KHz
002H: 2 KHz
:
0C8H: 200 kHz
:
7FFH: 2047 kHz
800H: 0 kHz
801H: -1 kHz
802H: -2 kHz
:
8C8H: -200 kHz
:
```

FFFH: -2047 kHz

This device uses this setting to shift the SX frequency when the NEWMODE transmission sequence switch 0 and 1 bits are set to 1. The device ignores this setting when the switch bits are 0. The value of this register following a reset is 0000H.

Figure 3 - 189 Format of NEWMODE Transmission SX Shift Frequency Setting Register (BBNMTXSXSFTFREQ)

Address: 0	1EBH, 01EAH	After rese	t: 0000H R	/W				
Symbol	15	14	13	12	11	10	9	8
BBNMTXS	0	0	0	0	NMTXSX	NMTXSX	NMTXSX	NMTXSX
XSFTFREQ					SFTFREQ11	SFTFREQ10	SFTFREQ9	SFTFREQ8
(01EBH)								
	7	6	5	4	3	2	1	0
(01EAH)	NMTXSX	NMTXSX	NMTXSX	NMTXSX	NMTXSX	NMTXSX	NMTXSX	NMTXSX
	SFTFREQ7	SFTFREQ6	SFTFREQ5	SFTFREQ4	SFTFREQ3	SFTFREQ2	SFTFREQ1	SFTFREQ0
	NMTXSXSF	TFREQ11 to		NEWMODE	E transmission	SX shift freque	ency setting	

NMTXSXSFTFREQ11 to	NEWMODE transmission SX shift frequency setting
NMTXSXSFTFREQ0	
_	These bits set the amount of SX frequency shifting.

Caution When writing to this register, set bits 15 to 12 to the value 0.



3.4.179 NEWMODE transmission frequency setting register (BBNMTXFREQ)

This register is used to set the frequency of NEWMODE transmission after the transmission of a mode switch frame. This register consists of 30 bits. The frequency can be set in 1-Hz steps. The initial value is 36FC3BA0H, that is, 922.5 MHz. Set a value from 337055C0H (863 MHz) to 37502800H (928 MHz). All four bytes should be specified starting from the lowest-order address. The frequency of NEWMODE transmission is switched to the value specified in this register when the NEWMODE transmission sequence switch 0 and 1 bits are 0. When the switch bits are set to 1, this device ignores the setting in this register and uses the value specified in the frequency setting register. The value of this register following a reset is 36FC3BA0H.

Address: 01EFH to 01ECH A		H After res	et: 36FC3BA0	H R/W					
Symbol	31	30	29	28	27	26	25	24	
BBNMTXF	0	0	NMTXFREQ	NMTXFREQ	NMTXFREQ	NMTXFREQ	NMTXFREQ	NMTXFREQ	
REQ			29	28	27	26	25	24	
(01EFH)									
	23	22	21	20	19	18	17	16	
(01EEH)	NMTXFREQ	NMTXFREQ	NMTXFREQ	NMTXFREQ	NMTXFREQ	NMTXFREQ	NMTXFREQ	NMTXFREQ	
	23	22	21	20	19	18	17	16	
	15	14	13	12	11	10	9	8	
(01EDH)	NMTXFREQ	NMTXFREQ	NMTXFREQ	NMTXFREQ	NMTXFREQ	NMTXFREQ	NMTXFREQ	NMTXFREQ	
	15	14	13	12	11	10	9	8	
	7	6	5	4	3	2	1	0	
(01ECH)	NMTXFREQ	NMTXFREQ	NMTXFREQ	NMTXFREQ	NMTXFREQ	NMTXFREQ	NMTXFREQ	NMTXFREQ	
	7	6	5	4	3	2	1	0	
			NEWMORE transmission fragmanay acting						

Figure 3 - 190 Format of NEWMODE Transmission Frequency Setting Register (BBNMTXFREQ)

NMTXFREQ29 to	NEWMODE transmission frequency setting
NMTXFREQ0	
_	Frequency of NEWMODE transmission

Caution When writing to this register, set bits 31 and 30 to the value 0.



3.4.180 NEWMODE transmission FSK control register 0 (BBNMTXFSKCON0)

The NEWMODE transmission FSK modulation index setting bit is used to specify the modulation index for FSK transmission. The rate of FSK data transmission can be selected by the NEWMODE transmission FSK data rate selection bits. The value of this register following a reset is 00H.

Figure 3 - 191 Format of NEWMODE Transmission FSK Control Register 0 (BBNMTXFSKCON0)

Address: 0	1F0H Afte	r reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBNMTX	0	0	0	NMTXFSK	NMTXFSK	NMTXFSK	NMTXFSK	NMTXFSK
FSKCON0				RATE3	RATE2	RATE1	RATE0	INDEX

NMTXFSK	NMTXFSK	NMTXFSK	NMTXFSK	NEWMODE transmission FSK data rate selection
RATE3	RATE2	RATE1	RATE0	
0	0	0	0	50 kbps
0	0	0	1	100 kbps
0	0	1	0	150 kbps
0	0	1	1	200 kbps
0	1	0	0	10 kbps
0	1	0	1	20 kbps
0	1	1	0	Setting prohibited
0	1	1	1	Setting prohibited
1	0	0	0	9.6 kbps
1	0	0	1	19.2 kbps
1	0	1	0	38.4 kbps
1	0	1	1	115.2 kbps
1	1	0	0	Setting prohibited
1	1	0	1	Setting prohibited
1	1	1	0	Setting prohibited
1	1	1	1	Setting prohibited

NMTXFSK	NEWMODE transmission FSK modulation index setting
INDEX	
0	0.5
1	1.0

Caution When writing to this register, set bits 7 to 5 to the value 0.



3.4.181 NEWMODE transmission FSK control register 1 (BBNMTXFSKCON1)

The NEWMODE transmission FEC enable bit enables FEC for NEWMODE transmission. The NEWMODE transmission FSKFEC mode switch bit is used to switch the mode of FEC encoding for NEWMODE transmission. The NEWMODE transmission FSKCRC bit count switch bit selects the number of CRC calculation bits for NEWMODE transmission. The NEWMODE transmission FSKDW enable bit enables data whitening for NEWMODE transmission. The NEWMODE transmission FSKDW enable bit enables data whitening for NEWMODE transmission. The NEWMODE transmission FSKDW enable bit enables data whitening for NEWMODE transmission. The NEWMODE transmission FSKDW enable bit are used to specify the values of bits 1 and 2 of the PHR for NEWMODE transmission, respectively. The NEWMODE transmission FSK interleaving enable bit enables interleaving for NEWMODE transmission. Set this bit to 1 when using the NRNSC encoder. When using the RSC encoder, interleaving can be enabled or disabled as desired. The value of this register following a reset is 0CH.

Figure 3 - 192 Format of NEWMODE Transmission FSK Control Register 1 (BBNMTXFSKCON1) (1/2)

Address: 01F1H After reset: 0CH		R/W						
Symbol	7	6	5	4	3	2	1	0
BBNMTX	NMTX	NMTXFSK	NMTXFSK	NMTXFSK	NMTXFSK	NMTXFSK	NMTXFSK	NMFEC
FSKCON1	MRFSKSFD	INTLVEN	PHRTX2	PHRTX1	DWEN	CRCBIT	FECMODE	ENTX

NMTX	NEWMODE transmission MRFSKSFD selection
MRFSKSFD	
0	phyMRFSKSFD = 0
1	phyMRFSKSFD = 1

NMTXFSK	NEWMODE transmission FSK interleaving enable			
INTLVEN				
0	Interleaving is disabled.			
1	Interleaving is enabled.			

NMTXFSK	NEWMODE transmission FSKPHR transmission 2
PHRTX2	
_	Value to be transmitted.

NMTXFSK	NEWMODE transmission FSKPHR transmission 1
PHRTX1	
	Value to be transmitted.



Figure 3 - 192 Format of NEWMODE Transmission FSK Control Register 1 (BBNMTXFSKCON1) (2/2)

NMTXFSK	NEWMODE transmission FSKDW enable			
DWEN				
0	Data whitening is disabled.			
1	Data whitening is enabled.			

NMTXFSK	NEWMODE transmission FSKCRC bit count switch
CRCBIT	
0	32-bit CRC
1	16-bit CRC

NMTXFSK	NEWMODE transmission FSKFEC mode switch
FECMODE	
0	NRNSC encoder
1	RSC encoder

NMFEC	NEWMODE transmission FEC enable
ENTX	
0	FEC is disabled.
1	FEC is enabled.



3.4.182 NEWMODE transmission FSK preamble length setting register (BBMSPAMBL)

This register is used to set the preamble length for NEWMODE frame transmission after the transmission of a mode switch frame. Set a value from 0004H to 03E8H as the number of preamble bytes. The value of this register following a reset is 0010H.

Address: 0475H, 0474H		After reset:	0010H R/	W				
Symbol	15	14	13	12	11	10	9	8
BBMSPAM	0	0	0	0	0	0	MSPAMBL	MSPAMBL
BL (0475H)							LEN9	LEN8
	7	6	5	4	3	2	1	0
(0474H)	MSPAMBL	MSPAMBL	MSPAMBL	MSPAMBL	MSPAMBL	MSPAMBL	MSPAMB	MSPAMBL
	LEN7	LEN6	LEN5	LEN4	LEN3	LEN2	LLEN1	LEN0
	MSPAMBLLEN9 to		Preamble length for NEWMODE frame transmission					
	MSPAM	BLLEN0						

Figure 3 - 193 Format of NEWMODE Transmission FSK Preamble Length Setting Register (BBMSPAMBL)

Caution When writing to this register, set bits 15 to 10 to the value 0.



3.4.183 NEWMODE reception control register 0 (BBNMRXCON0)

The NEWMODE reception setting 0 bit is used to switch the reception settings to those in the registers for NEWMODE reception after the reception of a mode switch frame. After a mode switch frame is received while this bit is set to 1, the settings in the following registers for NEWMODE reception take effect when the next receive trigger is set. Registers for NEWMODE reception:

NEWMODE reception control registers 0 and 1, NEWMODE reception frequency setting register, NEWMODE reception FSK control registers 0 and 1, and NEWMODE reception OFDM control register Be sure to set the NEWMODE reception setting 1 bit to the same value as the NEWMODE reception setting 0 bit. The NEWMODE reception enable bit enables or disables the reception of a NEWMODE frame. While this bit is 0, reception is not enabled even when the timing of enabling reception comes in the MODEM block. The value of this register following a reset is 00H.

Figure 3 - 194 Format of NEWMODE Reception Control Register 0 (BBNMRXCON0)

Address: 01F2H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBNMRX	0	0	0	0	0	NMRX	NMRX	NMRX
CON0						EN	MODEON1	MODEON0

NMRXEN	NEWMODE reception enable				
0	NEWMODE reception is disabled.				
1	NEWMODE reception is enabled.				

NMRX	NEWMODE reception setting 1			
MODEON1				
0	NEWMODE reception is disabled.			
1	NEWMODE reception is enabled.			

NMRX	NEWMODE reception setting 0
MODEON0	
0	NEWMODE reception is disabled.
1	NEWMODE reception is enabled.

Caution When writing to this register, set bits 7 to 3 to the value 0.



3.4.184 NEWMODE reception control register 1 (BBNMRXCON1)

The NEWMODE reception setting switch bits are used to select the bank of the NEWMODE reception control register 2, NEWMODE reception frequency setting register, NEWMODE reception FSK control registers 0 and 1, and NEWMODE reception OFDM control register to be used for settings. There are 12 banks for settings. The bank selected by this register is used to make read or write access to registers or make settings of NEWMODE reception. The value of this register following a reset is 00H.

Figure 3 - 195 Format of NEWMODE Reception Control Register 1 (BBNMRXCON1)

Address: 01F3H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
BBNMRX	0	0	0	0	NMRXBANK	NMRXBANK	NMRXBANK	NMRXBANK
CON1					3	2	1	0

NMRXBANK	NMRXBANK	NMRXBANK	NMRXBANK	NEWMODE reception setting switch
3	2	1	0	
0	0	0	0	Bank 0 for settings
0	0	0	1	Bank 1 for settings
0	0	1	0	Bank 2 for settings
0	0	1	1	Bank 3 for settings
0	1	0	0	Bank 4 for settings
0	1	0	1	Bank 5 for settings
0	1	1	0	Bank 6 for settings
0	1	1	1	Bank 7 for settings
1	0	0	0	Bank 8 for settings
1	0	0	1	Bank 9 for settings
1	0	1	0	Bank 10 for settings
1	0	1	1	Bank 11 for settings
	Other that	an above		Setting prohibited

Caution When writing to this register, set bits 7 to 4 to the value 0.



3.4.185 NEWMODE reception control register 2 (BBNMRXCON2)

The NEWMODE reception method selection bits are used to select the method of NEWMODE frame reception.

0: FSK reception

The settings in the NEWMODE reception control register 1, NEWMODE reception frequency setting register, and NEWMODE reception FSK control registers 0 and 1 are used for reception.

1: OFDM reception

The settings in the NEWMODE reception control register 1, NEWMODE reception frequency setting register, and NEWMODE reception OFDM control register are used for reception.

The IF frequency of NEWMODE reception can be specified by the NEWMODE reception IF frequency setting bits. The NEWMODE reception IF frequency offset enable bit enables or disables the setting of the offset value for the IF frequency in NEWMODE reception. The offset value is set according to the setting in IF frequency offset setting register 0 or 1. The NEWMODE reception IF frequency offset selection bit is used to select whether the value in IF frequency offset setting register 0 or 1 is to be used in NEWMODE reception. The NEWMODE reception DDC clock division ratio selection bits are used to select the division ratio of the clock for the DDC for use in NEWMODE reception. See the latest application note which specifies the recommended register settings for use with this product. The value of this register following a reset is 00H.

Address: 01F4H After res		er reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBNMRX	0	NMRXOSC	NMRXOSC	NMRXOSC	NMIF	NMIF	NMRX	NMRX
CON2		BFDDC	BFDDC	BFDDC	OFSTSEL	OFSTEN	IFSET	MODE
		DIVSEL2	DIVSEL1	DIVSEL0				

NMRXOSC	NMRXOSC	NMRXOSC	NEWMODE reception DDC clock division ratio selection
BFDDC	BFDDC	BFDDC	
DIVSEL2	DIVSEL1	DIVSEL0	
0	0	0	Division ratio is 12.
0	0	1	Division ratio is 13.
0	1	0	Division ratio is 14.
0	1	1	Division ratio is 11.
1	0	0	Division ratio is 10.
1	0	1	Division ratio is 9.
1	1	0	Setting prohibited
1	1	1	Setting prohibited



Figure 3 - 196 Format of NEWMODE Reception Control Register 2 (BBNMRXCON2) (2/2)

NMIF	NEWMODE reception IF frequency offset selection
OFSTSEL	
0	The value in IF frequency offset setting register 0 is to be used.
1	The value in IF frequency offset setting register 1 is to be used.

NMIF	NEWMODE reception IF frequency offset enable
OFSTEN	
0	IF frequency offset value setting is disabled.
1	IF frequency offset value setting is enabled.

NMRX	NEWMODE reception IF frequency setting
IFSET	
0	550 kHz
1	750 kHz

NMRX	NEWMODE reception method selection
MODE	
0	FSK reception
1	OFDM reception

Caution When writing to this register, set bit 7 to the value 0.



3.4.186 NEWMODE reception frequency setting register (BBNMRXBBFREQ)

This register is used to set the frequency of NEWMODE reception after the reception of a mode switch frame. This register consists of 30 bits. The frequency can be set in 1-Hz steps. The initial value is 36FC3BA0H = 922.5 MHz. Set a value from 337055C0H (863 MHz) to 37502800H (928 MHz). All four bytes should be specified starting from the lowest-order address. The value of this register following a reset is 36FC3BA0H.

Figure 3 - 197 Format of NEWMODE Reception Frequency Setting Register (BBNMRXBBFREQ)

Address: 01F8H to 01F5H After r			et: 36FC3BA0	H R/W				
Symbol	31	30	29	28	27	26	25	24
BBNMRX	0	0	NMRXFREQ	NMRXFREQ	NMRXFREQ	NMRXFREQ	NMRXFREQ	NMRXFREQ
BBFREQ			29	28	27	26	25	24
(01F8H)								
	23	22	21	20	19	18	17	16
(01F7H)	NMRXFREQ	NMRXFREQ	NMRXFREQ	NMRXFREQ	NMRXFREQ	NMRXFREQ	NMRXFREQ	NMRXFREQ
	23	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8
(01F6H)	NMRXFREQ	NMRXFREQ	NMRXFREQ	NMRXFREQ	NMRXFREQ	NMRXFREQ	NMRXFREQ	NMRXFREQ
	15	14	13	12	11	10	9	8
	7	6	5	4	3	2	1	0
(01F5H)	NMRXFREQ	NMRXFREQ	NMRXFREQ	NMRXFREQ	NMRXFREQ	NMRXFREQ	NMRXFREQ	NMRXFREQ
	7	6	5	4	3	2	1	0
	NMRXFF	REQ29 to		NEW	MODE reception	on frequency s	etting	

NMRXFREQ29 to	NEWMODE reception frequency setting
NMRXFREQ0	
_	Frequency of NEWMODE reception

Caution When writing to this register, set bits 31 and 30 to the value 0.



3.4.187 NEWMODE reception FSK control register 0 (BBNMRXFSKCON0)

The NEWMODE reception FSK modulation index setting bit is used to specify the modulation index for NEWMODE FSK reception. The rate of NEWMODE FSK data reception can be selected by the NEWMODE reception FSK data rate selection bits. The value of this register following a reset is 00H.

Figure 3 - 198 Format of NEWMODE Reception FSK Control Register 0 (BBNMRXFSKCON0)

Address: 01F9H A		r reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBNMRX	0	0	0	NMRXFSK	NMRXFSK	NMRXFSK	NMRXFSK	NMRXFSK
FSKCON0				RATE3	RATE2	RATE1	RATE0	INDEX

NMRXFSK	NMRXFSK	NMRXFSK	NMRXFSK	NEWMODE reception FSK data rate selection
RATE3	RATE2	RATE1	RATE0	
0	0	0	0	50 kbps
0	0	0	1	100 kbps
0	0	1	0	150 kbps
0	0	1	1	200 kbps
0	1	0	0	10 kbps
0	1	0	1	20 kbps
0	1	1	0	Setting prohibited
0	1	1	1	Setting prohibited
1	0	0	0	9.6 kbps
1	0	0	1	19.2 kbps
1	0	1	0	38.4 kbps
1	0	1	1	115.2 kbps
1	1	0	0	Setting prohibited
1	1	0	1	Setting prohibited
1	1	1	0	Setting prohibited
1	1	1	1	Setting prohibited

NMRXFSK	NEWMODE reception FSK modulation index setting
INDEX	
0	0.5
0	1.0

Caution When writing to this register, set bits 7 to 5 to the value 0.



3.4.188 NEWMODE reception FSK control register 1 (BBNMRXFSKCON1)

The NEWMODE reception FSK reception FEC enable bit enables FEC (CODE) for NEWMODE FSK reception. The NEWMODE reception FSKFEC mode switch bit is used to switch the mode of FEC encoding for NEWMODE FSK reception. The NEWMODE reception FSK interleaving enable bit enables interleaving for NEWMODE FSK reception. The NEWMODE reception automatic FEC detection enable bit is used to detect whether FEC is enabled in NEWMODE FSK reception. The NEWMODE reception. The NEWMODE reception. The NEWMODE reception MRFSKSFD selection bit specifies the phyMRFSKSFD value for NEWMODE FSK reception. The NEWMODE reception MS bit forcible clear bit is used to forcibly clear the received MS bit to 0. The value of this register following a reset is 20H.

Figure 3 - 199 Format of NEWMODE Reception FSK Control Register 1 (BBNMRXFSKCON1) (1/2)

Address: 01FAH		fter reset: 20H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBNMRX	0	0	NMRX	NMRX	NMRXFEC	NMRXFSK	NMRXFSK	NMFSK
FSKCON1			FORCEMS	MRFSKSFD	AUTOEN	INTLVEN	FECMODE	FECENRX

NMRX	NEWMODE reception MS bit forcible clear						
FORCEMS							
0	The MS bit is not forcibly cleared to 0.						
1	The MS bit is forcibly cleared to 0.						

NMRX	NEWMODE reception MRFSKSFD selection					
MRFSKSFD						
0	phyMRFSKSFD = 0					
1	phyMRFSKSFD = 1					

NMRXFEC	NEWMODE reception automatic FEC detection enable						
AUTOEN							
0	Detection is disabled.						
1	Detection is enabled.						



Figure 3 - 199 Format of NEWMODE Reception FSK Control Register 1 (BBNMRXFSKCON1) (2/2)

NMRXFS	NEWMODE reception FSK interleaving enable						
KINTLVEN							
0	Interleaving is disabled.						
1	Interleaving is enabled.						

NMRXFSK	NEWMODE reception FSKFEC mode switch						
FECMODE							
0	NRNSC encoder						
1	RSC encoder						

NMFSK	NEWMODE reception FSK reception FEC enable
FECENRX	
0	FEC is disabled.
1	FEC is enabled.

Caution When writing to this register, set bits 7 and 6 to the value 0.



3.4.189 NEWMODE reception OFDM control register (BBNMRXOFDMCON)

The NEWMODE reception number-of-OFDMCRC-bit switch bit selects the number of bits for the CRC calculation process in OFDM reception. The NEWMODE reception OFDMOPTION setting bits are used to set the option value for OFDM reception as follows.

- b1 b0
- 0 0: Option 1
- 0 1: Option 2
- 1 0: Option 3
- 1 1: Option 4

The NEWMODE reception OFDM interleaving setting bit is used to set the interleaving value for OFDM reception. The NEWMODE reception OFDM extended mode bit is used to select an internal setting for OFDM modulation in NEWMODE reception. When any of option-3 MCS0, option-4 MCS0, or option-4 MCS1 is selected, set this bit to 1. Otherwise, set this bit to 0. The value of this register following a reset is 00H.

Figure 3 - 200 Format of NEWMODE Reception OFDM Control Register (BBNMRXOFDMCON) (1/2)

Address: 01FBH		er reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
BBNMRX	0	0	0	NMRXOFDM	NMRXOFDM	NMRXOFDM	NMRXOFDM	NMRXOFDM
OFDMCON				EXT	INTERLEAVI	OPTION1	OPTION0	CRCBIT
					NG			

NMRXOFDM	NEWMODE reception OFDM extended mode						
EXT							
0	For other cases than those described below						
1	For option-3 MCS0, option-4 MCS0, and option-4 MCS1						

NMRXOFDM	NEWMODE reception OFDM interleaving setting
INTERLEAVING	
_	Interleaving value

NMRXOFDM	NMRXOFDM	NEWMODE reception OFDMOPTION setting
OPTION1	OPTION0	
0	0	Option 1
0	1	Option 2
1	0	Option 3
1	1	Option 4



Figure 3 - 200 Format of NEWMODE Reception OFDM Control Register (BBNMRXOFDMCON) (2/2)

NMRXOFDM	NEWMODE reception number-of-OFDMCRC-bit switch
CRCBIT	
0	32-bit CRC
1	16-bit CRC

Caution When writing to this register, set bits 7 to 5 to the value 0.



3.4.190 Version code read control register (VERCNT)

This register is used to control the operation of reading the 8-byte version code prepared for identification of the LSI chip through the SPI. The value of this register following a reset is 00H.

Figure 3 - 201 Format of Version Code Read Control Register (VERCNT)

Address: 04DEH		After rese	et: 00H	R/W ^{Note}					
Symbol	7	6		5	4	3	2	1	0
VERCNT	0		0	0	CGCEN	0	0	ENDSEQ	STARTSEQ

CGCEN	Version code read enable
0	Reading is disabled.
1	Reading is enabled.

ENDSEQ	Version code read end flag					
0	eading has not been started or is in progress.					
1	Reading has been completed.					

STARTSEQ	Version code read operation start
0	Reading is stopped.
1	Reading is started.


Note: Bit 1 is read-only.

Caution When writing to this register, set bits 7 to 5, 3, and 2 to the value 0.



3.4.191 Version registers (VERR0 to VERR7)

An 8-byte version code is stored in these registers. The user cannot modify the register values. The following shows the procedure for reading the version registers. After a command for reading is issued, the values of the version registers are retained until this device is reset.






Figure 3 - 203 Format of Version Registers (VERR0 to VERR7)

Address:	04E0H Af	ter reset: 00H	R					
Symbol	7	6	5	4	3	2	1	0
VERR0	VERR07 VERR06		VERR05	VERR05 VERR04 VERR03 VERR02 VER				VERR00
	VERR07 to	o VERR00	VERR0 value	e				
Address:	04E1H Af	ter reset: 00H	R					
Symbol	7	6	5	4	3	2	1	0
VERR1	VERR17	VERR16	VERR15	VERR14	VERR13	VERR12	VERR11	VERR10
	VERR17 to	o VERR10	VERR1 value	Э				



Address:	:04E2H A	After reset: 00H	R						
Symbol	7	6	5	4	3	2	1	0	
VERR2	VERR27	VERR26	VERR25	VERR24	VERR23	VERR22	VERR21	VERR20	
								<u> </u>	
	VERR27	to VERR20	VERR2 value	е					
Address:	04E3H A	After reset: 00H	R						
Symbol	7	6	5	4	3	2	1	0	
VERR3	VERR37	VERR36	VERR35	VERR34	VERR33	VERR32	VERR31	VERR30	
	VERR37	to VERR30	VERR3 value	e					
Address:	04E4H A	After reset: 00H	R						
Symbol	7	6	5	4	3	2	1	0	
VERR4	VERR47	VERR46	VERR45	VERR44	VERR43	VERR42	VERR41	VERR40	
								I	
	VERR47	to VERR40	VERR4 value						
		-							
Address:	04E5H A	After reset: 00H	R						
Symbol	7	6	5	4	3	2	1	0	
VERR5	VERR57	VERR56	VERR55	VERR54	VERR53	VERR52	VERR51	VERR50	
				l					
	VERR57	to VERR50	VERR5 value						
Address:	: 04E6H A	After reset: 00H	R						
Symbol	7	6	5	4	3	2	1	0	
VERR6	VERR67	VERR66	VERR65	VERR64	VERR63	VERR62	VERR61	VERR60	
	VERR67	to VERR60	VERR6 value	е					
Address:	:04E7H A	After reset: 00H	R						
Symbol	7	6	5	4	3	2	1	0	
VERR7	VERR77	VERR76	VERR75	VERR74	VERR73	VERR72	VERR71	VERR70	
		•						·	
	VERR77	to VERR70	VERR7 value						



Section 4 Serial Peripheral Interface (SPI)

4.1 Communications Format

The serial interface handles 8-bit serial communications. Figures 4-1 and 4-2 are the respective timing charts for reading and writing when SCLK is set to 24 MHz.

- Address: 12 bits (AD11 to AD0)
- R/W: 1 bit (values are 1 for reading and 0 for writing)
- INCB: 1 bit (address incrementation mode for burst transfer; 0 for incrementation, 1 for non-incrementation)
- Fixed to 0: 2 bits
- Data: 8 bits (DB7 to DB0)

Figure 4 - 1 Overall Timing of Communications through the Serial Peripheral Interface in the Case of Reading






Figure 4 - 2 Overall Timing of Communications through the Serial Peripheral Interface in the Case of Writing



4.1.1 Address, R/W, and INCB Bits


Figure 4-3 shows the timing of the first and second rounds of communications after the SEN pin is driven low. The first round of 8-bit serial communications is handled with the eight higher-order address bits (AD11 to AD4). The following round of 8-bit serial communications is handled with the four lower-order address bits, R/W bit, and INCB bit. Be sure to set the two bits after the INCB bit to 0.


Figure 4 - 3 Timing of Handling of the Address, R/W, and INCB Bits in Communications through the Serial Peripheral Interface



4.1.2 Data Bits

Figures 4-4 and 4-5 respectively show the timing of the third and subsequent rounds of communications for reading and writing after the SEN pin is driven low. The R/W bit being 0 leads to the writing of 8 bits of data input through the SIN pin to the specified address. The R/W bit being 1 leads to the reading of data from the specified address and output of that data through the SOUT pin. The INCB bit being 0 leads to the automatic incrementation of addresses for reading and writing of data in the fourth and subsequent rounds of serial communications with the SEN pin remaining at the low level. The INCB bit being 1 leads to the sequential reading or writing of data from or to the same address in the fourth and subsequent rounds of serial communications, that is, the address is not incremented. In this case too, the SEN pin remains at the low level.










Figure 4 - 5 Timing of Communications through the Serial Peripheral Interface for Writing the Data Bits



Section 5 State Transitions

Figure 5-1 shows the state transitions of this device. It can be placed in the following states by making the respective register settings: SLEEP, STANDBY, IDLE, TX, RX, CAL, CCA, or RX IDLE.

This device is automatically returned to the IDLE state once data transmission, data reception, or a CCA sequence is completed. This device has the following functionality for transmission and reception.

- Auto ACK to reception: Once data have been transmitted, ACK is issued and this device is automatically placed in the IDLE state and then in the RX state.
- Auto ACK to transmission: Once data have been received, ACK is issued and this device is automatically placed in the IDLE state and then in the TX state.




Figure 5-1 State Transitions



Table 5-1	Descriptions	of the States
	Docomptionio	or the olutoo

State	Descriptions
SLEEP	The internal circuits of this device are all off in this state. The CKOUT output is also stopped. The control
	registers are all reset to their initial values and cannot be set. To place this device in the STANDBY state, follow the procedure in 5.1.1 Wakeup 1: Transition from the SLEEP State to the STANDBY State.
STANDBY	Only the RF reference clock generation circuit and RF start control circuit are active in this state. If the
	CKOUT output is enabled by the wakeup 1 or CKON operation, a 16-MHz clock signal is output from the
	CKOUT pin. Other internal circuits are all disabled, and the control registers are all reset to their initial
	values and cannot be set. To place this device in the IDLE state, follow the procedure in 5.1.2 Wakeup 2:
	Transition from the STANDBY State to the IDLE State.
IDLE	The power supply circuits (DDC and LDO) are active in this state. The settings and data in the control
	registers of this device are retained.
	• In the case of transmission, this device is returned to the IDLE state once transmission is completed, or
	by setting the RFSTOP bit to 1.
	 In the case of reception, this device is returned to the IDLE state once reception is completed, or by setting the RFSTOP bit to 1.
	• In the case of a CGA sequence, this device is returned to the IDLE state once the CCA sequence is
	completed, or by setting the RFSTOP bit to 1.
ТХ	This device is transmitting the data written to the data RAM from the RFOUT pin in the specified format.
RX	This device is ready for reception of data input to the RFIN pin.
CCA	This device is handling the CCA sequence for the signal input to the RFIN pin.
CAL	This device is being calibrated.
RX_IDLE	The power supply settings for the analog circuits are retained for reception while those for the digital circuits are all initialized in this state.
CAL	This device is being calibrated.



5.1 Wakeup: Transition from the SLEEP State to the IDLE State

Wakeup is a part of the startup sequence of this device. The following settings for wakeup are required, and are made by executing dedicated commands through the SEN, SIN, and SCLK pins.

- Setting of the RF reference clock generation circuit This setting selects the clock to start this device; a crystal resonator or an external clock (including TCXO).
- Setting of the CKOUT output This setting enables or disables output of the 16-MHz clock from the CKOUT pin.
- Setting of the power supply This setting selects the internal DDC or external power supply.

This device has two wakeup modes: wakeup 1 and wakeup 2.

5.1.1 Wakeup 1: Transition from the SLEEP State to the STANDBY State

In wakeup 1, transition from the SLEEP state to the STANDBY state is obtained by setting of the RF reference clock generation circuit and CKOUT output. Four startup sequences shown in Table 5-2 are available. The sequence to be used depends on the settings of the RF reference clock generation circuit and CKOUT output.

Case	Setting of the RF reference clock generation circuit	Setting of the CKOUT output
1-1	Crystal resonator	Disabled
1-2	External clock (such as TCXO)	Disabled
1-3	Crystal resonator	Enabled
1-4	External clock (such as TCXO)	Enabled

Operations in cases 1-1 to 1-4 are respectively shown in Figures 5-2 to 5-5. Input commands C1 to C3 through the SEN, SIN, and SCLK pins with the timing shown in the corresponding figure. Figure 5-8 and Table 5-3 respectively show the timing of the command input and the settings of the SIN pin for each of the commands. The setting should be made so that the periods of states 1 to 4 are at least the times shown in the figures. Tables 5-4 and 5-5 respectively show the operation in each state and the states of the pins in each state.

If a transition to the STANDBY state is made with the CKOUT output disabled (case 1-1 or 1-2), the CKON operation can be used to enable the CKOUT output. For the procedure, see section 5.2 CKON Operation: Transition from the IDLE State to the STANDBY State. If disabling of the CKOUT output is required once a transition to the STANDBY state with the CKOUT output enabled is made (case 1-3 or 1-4), the power-saving operation is required. For the procedure, see section 5.4 Power-Saving Operation: Transition from the IDLE State to the SLEEP State.



State	SLEEP	1	2	3	4	STANDBY	
Sidle	OLELI	0.1 µs	50 µs	450 μs	<u>1 µs</u>		
			F				
RSTB							
SEN							
SIN			C1	C1	C1		
SCLK							

Figure 5-2 Case 1-1 of Wakeup 1: the Crystal Resonator is Selected and CKOUT Output is Disabled

Figure 5-3 Case 1-2 of Wakeup 1: the External Clock is Selected and CKOUT Output is Disabled





Figure 5-4 Case 1-3 of Wakeup 1: the Crystal Resonator is Selected and CKOUT Output is Enabled


State	SLEEP	1	2	3	4	5	STANDBY
Siale	JEEL	0.1 µs	50 µs	450 μs	<u>1 µs</u>	0.1 µs	STANDET
		-	-		-	, , , , , , , , , , , , , , , , , , ,	
RSTB		L					
SEN							
SIN			C1	C1	C1	C3	
SCLK							

Figure 5-5 Case 1-4 in Wakeup 1: the External Clock is Selected and CKOUT Output is Enabled



5.1.2 Wakeup 2: Transition from the STANDBY State to the IDLE State

Wakeup 2 requires a power supply setting before the transition from the STANDBY state to the IDLE state. Two types of startup sequence are possible in wakeup 2; one with the use of the DDC (case 2-1) and the other with the external power supply (case 2-2). Operations in cases 2-1 and 2-2 are respectively shown in Figures 5-6 and 5-7. Input commands C1 to C5 through the SEN, SIN, and SCLK pins with the timing shown in the corresponding figure. Figure 5-8 and Table 5-3 respectively show the timing of the command input and the settings of the SIN pin for each of the commands. The setting should be made so that the periods of states 7 and 8 are at least the times shown in the figures. Tables 5-4 and 5-5 respectively show the operation in each state and the states of the pins in each state.







Figure 5-7 Case 2-2 of Wakeup 2: when the External Power Supply is to be Used

State	STANDBY			9 IDLE					
State	STANDBY	50 µs	50 µs	50 µs	50 µs	50 µs	<u> </u>	00 µs 0.	2 µs
				-					-
RSTB									
					[]				
SEN									
SIN		C4	C1	C1	C1	C1	C1	C5	
SCLK									







Symbol	b7	b6	b5	b4	b3	b2	b1	b0
C1	1	1	1	1	1	1	1	1
C2	0	1	1	1	1	1	1	1
C3	0	0	0	0	0	0	0	0
C4	1	1	0	0	0	0	0	0
C5	1	0	0	0	0	0	0	0
C6	1	0	1	0	0	0	0	0

Table 5-3 Settings of the SIN Pin for Commands

Table 5-4 Operations in each State of the Startup Sequence

State	Operation
1	The RF startup control circuit is released from the reset state.
2	Time until the power supply to the crystal oscillation circuit becomes stable following the power to the crystal oscillation circuit being turned on.
3	Time until oscillation by the crystal oscillator circuit becomes stable.
4	The driving capability of the crystal oscillator circuit is switched.
5	Output of the 16-MHz clock signal from CKOUT is enabled.
6	Startup by the external clock is selected.
7	Time until the voltage output from the DDC becomes stable following starting up of the DDC circuit. This period includes the time until output of the crystal oscillation circuit becomes stable when the crystal resonator is selected.
8	Time until the voltage output from the internal regulator becomes stable following selection of the external power supply to start up the internal regulator. This period includes the time until output of the crystal oscillation circuit becomes stable when the crystal resonator is selected.
9	The internal circuits are released from the reset state.

Table 5-5 States of the Pins in each State of Operation

Pin	SLEEP	STANDBY	1 to 9	IDLE
RSTB	Driven low	Driven high	Driven high	Driven high
SEN	Pulled up	Input	Input	Input
SCLK	Pulled up	Input	Input	Input
SIN	Pulled up	Input	Input	Input
SOUT	Pulled up	Pulled up	Pulled up	Output
GPIO0 to GPIO12	Pulled up	Pulled up	Pulled up	Depend on the settings of the respective registers



5.2 CKON Operation: Transition from the IDLE State to the STANDBY State


The CKON operation allows the transition of this device from the IDLE state to the STANDBY state, and enabling of the CKOUT output. Setting of the registers through the serial interface and execution of the commands used in wakeup allows the transition.

Follow the procedure below for this operation.

- 1. Set the STANDBYEN bit in the RF start register (BBRFCON) to 1.
- 2. Execute command C6 in Table 5-3 with the timing shown in Figure 5-8.
- 3. Execute command C3 in Table 5-3 with the timing shown in Figure 5-8.

Figure 5-9 shows the timing of executing steps 1 to 3. Numbers 1 to 3 in Figure 5-9 corresponds to steps 1 to 3 of the procedure above. The setting should be made so that the periods of states 1 to 3 are at least the times shown in the figure.





To place this device back in the IDLE state after having executed CKON, follow the procedure for wakeup 2.

Caution When this device is to be returned to the IDLE state, executing a sequence that differs from the one used in the previous wakeup 2 is prohibited. That is, if the previous wakeup 2 was obtained as case 2-1, use the procedure for case 2-1 when returning this device to the IDLE state. The same is applicable if the previous wakeup 2 was obtained as case 2-2.



5.3 Procedure after the Transition to the IDLE State

Start the following procedure after the transition to the IDLE state described in 5.1.2 Wakeup 2: Transition from the STANDBY State to the IDLE State.

- 1. Setting of the registers through the serial interface The procedure depends on the setting of the CKOUT output.
 - If CKOUT output is enabled. Set 40H in address 01B1H.
 - If CKOUT output is disabled. Set 40H in address 01B1H. Set 10H in address 01B4H.
- Setting of the registers that require initial settings
 Set the initial values of the registers that require initial settings. For the values, see the latest application note which specifies the recommended register settings for use with this product.
- 3. Calibration

Proceed with calibration by following the procedure shown in 5.5.5 Example of Calibration Procedure.

5.4 Power-Saving Operation: Transition from the IDLE State to the SLEEP State

Driving the RSTB pin low places this device in the SLEEP state.



5.5 Other Transitions

Transitions between IDLE and TX, IDLE and RX, and TX and RX proceed after the respective register settings have been made through the serial interface. Sections 5.5.1 and 5.5.2 respectively describe examples of the procedures for transmission and reception.

5.5.1 Example of Procedure for Transmission

- 1. Proceed with the operation described in 5.1 Wakeup: Transition from the SLEEP State to the IDLE State.
- 2. Proceed with the operation described in 5.3 Procedure after the Transition to the IDLE State.
- 3. Set the frequency setting register (BBFREQ) to specify the transmission frequency.
- 4. Set the transmission output power. For details, see section 6.1 Example of Setting the Transmission Output Power.
- 5. If the auto reception switching mode is to be used, set the AUTORCV0 bit in transmission and reception mode register 0 (BBTXRXMODE0) to 1.
- 6. Set the REGACCESS bit in the RF start register (BBRFCON) to 1 to write the data for transmission to the transmission RAM.

Bank 0 (addresses 0800H to 0BFFH), bank 1 (addresses 0C00H to 0FFFH)

- 7. Set the frame length for use in transmission in the transmission frame length register (BBTXFLEN).
- 8. Set the TRNTRG bit in the transmission and reception control register (BBTXRXCON) to 1 to start transmission.

A transmission completion interrupt is generated when any of the following conditions is met after the start of transmission.

- Transmission is completed.
- When transmission with the appending of ACK requests with ACK reception enabled has proceeded, ACK reception is then completed.
- Reception of a further ACK is not possible for a specified period of time after transmission with the appending of ACK requests with ACK reception enabled.
- The result for CCA is that the channel was busy after the completion of transmission with the auto CSMA-CA enabled.



5.5.2 Example of Procedure for Reception

- 1. Proceed with the operation described in 5.1 Wakeup: Transition from the SLEEP State to the IDLE State.
- 2. Proceed with the operation described in 5.3 Procedure after the Transition to the IDLE State.
- 3. Set the frequency setting register (BBFREQ) to specify the transmission frequency.
- 4. If the auto ACK mode is to be used, set the AUTOACKEN, AUTORCV0, and BEACON bits in transmission and reception mode register 0 (BBTXRXMODE0).
- 5. Set PAN identifier registers 0 and 1 (BBPANID0 and BBPANID1) to specify the PAN identifier.
- 6. Set short address registers 0 and 1 (BBSHORTAD0 and BBSHORTAD1) or extended address registers 0 and 1 (BBEXTENDAD00 to BBEXTENDAD03 and BBEXTENDAD10 to BBEXTENDAD13).
- 7. Set the RCVTRG bit in the transmission and reception control register (BBTXRXCON) to start transmission.
- 8. Wait for a reception completion interrupt.
- 9. Set the RCVBANKSEL bit in transmission and reception mode register 3 (RCVBANKSEL) to select the received data saving bank.
- 10. Read the reception frame length register (BBRXFLEN).
- 11. Read the CRC bit in the transmission and reception status register 0 (BBTXRXST0) to check the result of the CRC check.
- 12. Set the REGACCESS bit in the RF start register (BBRFCON) to 1 to read the data in the reception RAM. Bank 0 at addresses 0800H to 0BFFH, bank 1 at addresses 0C00H to 0FFFH

5.5.3 Example of Procedure for CCA

- 1. Make settings for the operation described in 5.1 Wakeup: Transition from the SLEEP State to the IDLE State.
- 2. Proceed with the procedure described in 5.3 Procedure after the Transition to the IDLE State.
- 3. Set the frequency setting register (BBFREQ) to specify the reception frequency.
- 4. Set the CCATRG bit in the transmission and reception control register (BBTXRXCON) to 1 to start CCA.
- 5. Wait for a CCA completion interrupt.
- 6. Read the CRC bit in transmission and reception status register 0 (BBTXRXST0) to check the result of the CRC check.



5.5.4 Example of CSMA-CA Procedure

- 1. Make settings for the operation described in 5.1 Wakeup: Transition from the SLEEP State to the IDLE State.
- 2. Proceed with the procedure described in 5.3 Procedure after the Transition to the IDLE State.
- 3. Set the frequency setting register (BBFREQ) to specify the reception frequency.
- 4. Set the BEACON bit in transmission and reception mode register 0 (BBTXRXMODE0) to 1 to select the beacon mode.
- 5. Set the BOFFPROD7 to BOFFPROD0 bits in backoff period register 2 (BBBOFFPROD2) to their initial values. After that, set the BOFFPRODEN bit in the backoff period register (BBBOFFPROD) to 1 to enable the automatic generation of random values.
- 6. Set the CSMAST bit in CSMA control register 0 (BBCSMACON0) to 1 to select automatic starting of CSMA-CA. If transmission following CSMA-CA will be required, also set the CSMATRNST bit in CSMA control register 0 (BBCSMACON0) to 1 so that transmission proceeds following CSMA-CA.
- 7. Wait for a CSMA-CA completion interrupt.
- 8. Read the CSMACA bit in the transmission and reception status register 0 (BBTXRXST0) to check the CSMA-CA result.

5.5.5 Example of Procedure for Calibration

- 1. Set the RF start register (BBRFCON) to 05H.
- 2. Set the calibration register (BBCAL) to 01H to start calibration.
- 3. Wait for a calibration completion interrupt.
- 4. Set the RF start register (BBRFCON) to 01H.
- 5. Set the transmission and reception reset register (BBTXRXRST) to 01H.



Section 6 Examples of Settings for the Function

6.1 Example of Setting the Transmission Output Power

The following details the setting of the transmission output power mentioned as step 4 of 5.5.1 Example of Procedure for Transmission.

6.1.1 Tx-FSK mode

The output power setting must be made before the start of transmission. Do not change the setting during transmission.

- 1. Set the register at address 0C38H. Set bits 7 to 2 to 000000B.
- 2. Set the register at address 0C37H. Set bits 7 and 6 to 00B.

Figure 6-1 shows the typical characteristic of the transmission output power and power setting code 1. The actual characteristic of the transmission output power depends on the load conditions including the matching circuit for the RFPOUT pin and the board pattern, and the particular sample of the device that is in use. The combination of coarse and fine tuning of the amplifier can realize precise levels of transmission output power within the wide range from +15 dBm to -15 dBm.

Caution For the details on the setting values, see the latest application note which specifies the recommended register settings for use with this product.




Figure 6 - 1 Characteristic of the Transmission Power vs. Power Setting Code 1 for FSK

Caution This characteristic of the output power was obtained with the use of our recommended circuits and the output frequency set to 920.6 MHz.



6.1.2 Tx-OFDM mode

The output power setting must be made before the start of transmission. Do not change the setting during transmission. The transmission output power is specifiable within the range approximately from -19 dBm to +14 dBm.

- 1. Set the register at address 0468H. Set bits 7 and 6 to 00B. This setting specify the transmission output power for OFDM. Set the given register to 00H to specify the maximum output power. Set it to 3EH to specify the minimum output power. Setting of 3FH is prohibited.
- 2. To realize a resolution with 0.5 dB per 1 LSB, setting of the registers at addresses 0C1CH, 0C1DH, 0C1EH, and 0C1FH is required.
- 3. Ensuring the linearity of power control requires setting of the registers at addresses 0ECBH and 0EC1H in accord with the output power.

Settings 1 to 3 above ensure the typical characteristic of the transmission power versus the power setting code 2 shown in Figure 6-2. The actual characteristic of the transmission output power depends on the load conditions including the matching circuit for the RFPOUT pin and the board pattern, and the particular sample of the device that is in use. Note that the gain step becomes smaller than 0.5 dB in the maximum output range of the power amplifier due to the effect of saturation. Specifically, the output power reaches saturation at around +14 to +15 dBm.

Caution For the details on the setting values, see the latest application note which specifies the recommended register settings for use with this product.




Figure 6 - 2 Characteristic of the Transmission Power vs. Power Setting Code 2 for OFDM

Caution This characteristic of the output power was obtained with the use of our recommended circuits and the output frequency set to 920.6 MHz.



6.2 Setting the RF Frequency for Transmission

The following details the setting of the transmission frequency mentioned as step 3 in 5.5.1 Example of Procedure for Transmission. Set the frequency setting register (BBFREQ) to specify the desired frequency. Set the central frequency for the channel in this register.

6.3 Setting the RF Frequency for Reception

The following details the setting of the reception frequency mentioned as step 3 in 5.5.2 Example of Procedure for Reception. Use the frequency setting register (BBFREQ) to specify the reception channel's intermediate frequency. The reception section has an intermediate frequency (IF) circuit, so IF settings by setting the BBIFSET register is also required. Set bit 0 in the BBIFSET register to specify the intermediate frequency (550 kHz or 750 kHz). To add an offset to the intermediate frequency specified in bit 0 in the BBIFSET register, set bits 3 and 2 in the BBIFSET register, the BBIFOFST0 register, and the BBIFOFST1 register.

Example of the basic setting:

- 1. Set the frequency setting register (BBFREQ) to specify the frequency that matches the central RF frequency for the reception channel.
- 2. Set the IF frequency setting register (BBIFSET) in accord with the reception modulation method and data rate. Table 6-1 lists examples of the typical settings of the IF frequency in FSK and OFDM reception.

 Table 6-1
 Typical Settings of the IF Frequency in FSK and OFDM Reception

Modulation Method	Data Rate/Mode	IF Frequency	Setting of the IFSET bit (bit 0)	
			in the BBIFSET register	
2-FSK	10 to 200 kbps	550 kHz	0	
OFDM	Option 1	750 kHz	1	
OFDM	Options 2 to 4	550 kHz	0	

Caution Changing the setting of the IF frequency in the settings for the modulation method, data rate, and mode may improve the reception characteristics. For the details on the setting values, see the latest application note which specifies the recommended register settings for use with this product.



Section 7 Point to Note on Using the Baseband Section

7.1 Note on Reading from Specified Registers


When the value read from the lowest-order byte of the registers listed in Table 7-1 is 00H^{Note}, re-read the lowest-order byte. Note that re-reading from the lowest-order byte should be done before the counter has counted to 256 so that the value of the lowest-order byte becomes 00H.

Note: This is only applicable to the registers listed as No. 4 to No. 7 in Table 7-1 when this device is not in the IDLE state.

No.	Register	Address
1	Timer read registers 0 and 1	0023H to 0020H
2	Received data counter register	00A3H, 00A2H
3	Transmitted data counter register	00BDH, 00BCH
4	Total reception counter	0147H to 0144H
5	PHR error counter	014BH to 0148H
6	Number-of-successful-receptions counter	014FH to 014CH
7	Number-of-unsuccessful-receptions counter	0153H to 0150H

Table 7-1	List of the Specified Registers
-----------	---------------------------------

Figure 7 - 1 Flow of Reading from the Specified Registers






Section 8 Connections of the Peripheral Circuits

Figure 8-1 shows the connections of the peripheral circuits, including a front-end module (FEM).

Figure 8 - 1 Connections of the Peripheral Circuits, including a Front-end Module (FEM).





Section 9 Electrical Characteristics

9.1 Absolute Maximum Ratings

Item	Symbol	Min.	Тур.	Max.	Unit	Condition
Power supply voltage	VDD	-0.5		3.8	V	VDD_A, VDD_D, VDD_AD,
						VDD_RF, VDD_DDC
Analog input voltage	V _{REGIN}	-0.3		2.8	V	REGIN
Analog output voltage	VDDCOUT	-0.3		3.8	V	DDCOUT
	V _{REGOUT}	-0.3		1.25	V	VREG_DIG, VREG_RF,
						VREG_PLL, VREG_VCO
	V _{REGRFO}	-0.3		3.8	V	VREG_TXPA
RF input level	Rfin			16	dBm	RFIN
Voltage on the digital	Vd	-0.3		3.8	V	
pins						
Voltage on the analog	Va	-0.3		1.25	V	
pins						
Operating ambient	Та	-40	25	85	°C	
temperature						
Storage temperature	Tstg	-65	25	+150	°C	
Characteristics of	Human-body	-2000		2000	V	
electro-static discharge	model (HBM)					
(ESD)	Charged device	-500		500	V	
	model (CDM)					

The listed values are AC ratings. Applying a DC voltage on the RFIN or RFOUT pin is prohibited.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.



9.2 Recommended Operating Conditions

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Power supply voltage	Vdd		2.7	3.3	3.6	V
Crystal resonator/oscillator	Frefclk			48		MHz
oscillation frequency						
Operating frequency	Frf		863		928	MHz
RFIN pin (input impedance)	Zin			50		Ω
RFOUT pin (output impedance)	Zout			50		Ω

9.3 Specifications of the Crystal Resonator

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Frequency	F_xtal			48		MHz
Equivalent series resistance	ESR_xtal			20	80	Ω
(ESR)						
Load capacitance (CL)	CL_xtal		5		9	pF



9.4 DC Characteristics

9.4.1 Digital input/output pins

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
High-level input voltage	VIHRF	RSTB, SIN, SCLK, SEN,	2.4		VDD	V
		GPIO0 to GPIO12				
Low-level input voltage	VILRF	RSTB, MODE, SIN, SCLK,	0		0.1 × VDD	V
		SEN, GPIO0 to GPIO12				
High-level output voltage	VOHRF	loh = 0 mA, SOUT,	VDD - 0.1		VDD	V
		GPIO0 to GPIO12				
Low-level output voltage	V _{OLRF}	lol = 0 mA, SOUT,	0		0.1	V
		GPIO0 to GPIO12				
High-level output current	I _{OHRF}	V _{OHRF} = VDD - 0.4 V, SOUT,			-4	mA
		GPIO0 to GPIO12				
Low-level output current	I _{OLRF}	V _{OLRF} = 0.4 V, SOUT,			+4	mA
		GPIO0 to GPIO12				
High-level input leakage current	I _{LIHRF1}	Vin = VDD, SIN, SCLK, SEN,			200	μA
		GPIO0 to GPIO12, RSTB				
Low-level input leakage current 1	I _{LILRF1}	Vin = GND, SIN, SCLK, SEN,			-200	μA
		GPIO0 to GPIO12				
High-level input leakage current 2	I _{LIHRF2}	Vin = VDD, SIN, SCLK, SEN,			10	μA
(with no pulling-up)		GPIO0 to GPIO12				
Low-level input leakage current 2	I _{LILRF2}	Vin = GND, SIN, SCLK, SEN,			-10	μA
(with no pulling-up)		GPIO0 to GPIO12				




9.5 AC Characteristics

9.5.1 Serial peripheral interface (SPI)

VDD = 3.3 V, 25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
SCLK cycle time	t _{sccyc}		41.67			ns
SCLK high-level width	t _{sch}		18.5			ns
SCLK low-level width	t _{scl}		18.5			ns
SIN setup time	t _{sisu}		15			ns
SIN hold time	t _{sihd}		15			ns
SOUT output delay time	t _{sodly}				14.8	ns
SEN setup time	t _{sesu}		33.3			ns
SEN hold time	t _{sehd}		200			ns





9.6 Characteristics of the Power Supply Current

Data rate = 100 kbps, 2-FSK, modulation index = 1.0, frequency = 920.6 MHz, VDD = 3.3 V, 25°C

Item	Condition	Min.	Тур.	Max.	Unit
SUN-FSK	+15.0 dBm		62		mA
transmission supply current	+10.0 dBm		41		
	+8.0 dBm		36		
	+0.0 dBm		23		

Data rate = 100 kbps (MCS2), band width = 400 kHz (option 3), frequency = 920.6 MHz, VDD = 3.3 V, 25°C

Item	Condition	Min.	Тур.	Max.	Unit
SUN-OFDM	+10.0 dBm		68.0		mA
transmission supply current					

Data rate = 100 kbps, 2-FSK, modulation index = 1.0, frequency = 920.6 MHz, VDD = 3.3 V, 25°C

Item	Condition	Min.	Тур.	Max.	Unit
SUN-FSK	RF input at reception: -95 dBm		16.7		mA
reception supply current	No RF input while waiting for reception		16.8		

Data rate = 100 kbps (MCS2), band width = 400 kHz (option 3), frequency = 920.6 MHz, VDD = 3.3 V, 25°C

Item	Condition	Min.	Тур.	Max.	Unit
SUN-OFDM	RF input at reception: -95 dBm		21.5		mA
reception supply current	No RF input while waiting for reception		21.7		

VDD = 3.3 V, 25°C

Item	Condition	Min.	Тур.	Max.	Unit
SLEEP			0.5		μA
IDLE			5.5		mA



9.7 Characteristics of the Transceiver Reception

9.7.1 Reception sensitivity for SUN FSK

Packet length = 250 bytes, packet error rate (PER) = 10%, with no forward error correction (FEC), VDD = 3.3 V, 25°C

• North America (Frequency: 920.6 MHz)

Modulation Parameter	Channel Spacing	Data Rate	Modulation	Modulation	Min.	Тур.	Max.	Unit
	[kHz]	[kbps]	Index	Method				
Operating mode #1a	50	10	1	2-GFSK		-116		dBm
Operating mode #1b	100	20	1	2-GFSK		-113		dBm
Operating mode #1	200	50	1	2-GFSK		-109		dBm
Operating mode #2	400	150	0.5	2-GFSK		-105		dBm
Operating mode #3	400	200	0.5	2-GFSK		-104		dBm

• Europe (Frequency: 870.6 MHz)

Modulation Parameter	Channel Spacing	Data Rate	Modulation	Modulation	Min.	Тур.	Max.	Unit
	[kHz]	[kbps]	Index	Method				
Operating mode #1a	50	10	1	2-GFSK		-115		dBm
Operating mode #1b	100	20	1	2-GFSK		-112		dBm
Operating mode #1	100	50	0.5	2-GFSK		-109		dBm
Operating mode #2	200	100	0.5	2-GFSK		-106		dBm
Operating mode #3	200	150	0.5	2-GFSK		-104		dBm

• Japan (Frequency: 920.6 MHz)

Modulation Parameter	Channel Spacing	Data Rate	Modulation	Modulation	Min.	Тур.	Max.	Unit
	[kHz]	[kbps]	Index	Method				
Operating mode #1a	50	10	1	2-GFSK		-116		dBm
Operating mode #1b	100	20	1	2-GFSK		-113		dBm
Operating mode #1	200	50	1	2-GFSK		-109		dBm
Operating mode #2	400	100	1	2-GFSK		-105		dBm
Operating mode #3	600	200	1	2-GFSK		-102		dBm



9.7.2 Adjacent channel rejection ratio for SUN FSK

Packet length = 250 bytes, packet error rate (PER) = 10%, with no forward error correction (FEC), VDD = 3.3 V,

25°C, desired wave input level: sensitivity specified in the standard $^{\left[1\right] }$ + 3 dB

• North America (Frequency: 920.6 MHz)

Modulation Parameter	Channel Spacing	Data Rate	Modulation	Modulation	Min.	Тур.	Max.	Unit
	[kHz]	[kbps]	Index	Method	(-1ch/+1ch)	(-1ch/+1ch)	(-1ch/+1ch)	
Operating mode #1a	50	10	1	2-GFSK		47/47		dB
Operating mode #1b	100	20	1	2-GFSK		44/44		dB
Operating mode #1	200	50	1	2-GFSK		44/44		dB
Operating mode #2	400	150	0.5	2-GFSK		48/48		dB
Operating mode #3	400	200	0.5	2-GFSK		41/42		dB

• Europe (Frequency: 863.1 MHz)

Modulation Parameter	Channel Spacing	Data Rate	Modulation	Modulation	Min.	Тур.	Max.	Unit
	[kHz]	[kbps]	Index	Method	(-1ch/+1ch)	(-1ch/+1ch)	(-1ch/+1ch)	
Operating mode #1a	50	10	1	2-GFSK		45/45		dB
Operating mode #1b	100	20	1	2-GFSK		42/42		dB
Operating mode #1	100	50	0.5	2-GFSK		38/38		dB
Operating mode #2	200	100	0.5	2-GFSK		41/40		dB
Operating mode #3	200	150	0.5	2-GFSK		34/34		dB

• Japan (Frequency: 920.6 MHz)

Modulation Parameter	Channel Spacing	Data Rate	Modulation	Modulation	Min.	Тур.	Max.	Unit
	[kHz]	[kbps]	Index	Method	(-1ch/+1ch)	(-1ch/+1ch)	(-1ch/+1ch)	
Operating mode #1a	50	10	1	2-GFSK		47/47		dB
Operating mode #1b	100	20	1	2-GFSK		44/44		dB
Operating mode #1	200	50	1	2-GFSK		44/45		dB
Operating mode #2	400	100	1	2-GFSK		49/49		dB
Operating mode #3	600	200	1	2-GFSK		48/49		dB



9.7.3 Alternate channel rejection ratio for SUN FSK

Packet length = 250 bytes, packet error rate (PER) = 10%, with no forward error correction (FEC), VDD = 3.3 V,

25°C, desired wave input level: sensitivity specified in the standard $^{\left[1\right] }$ + 3 dB

• North America (Frequency: 920.6 MHz)

Modulation Parameter	Channel Spacing	Data Rate	Modulation	Modulation	Min.	Тур.	Max.	Unit
	[kHz]	[kbps]	Index	Method	(-2ch/+2ch)	(-2ch/+2ch)	(-2ch/+2ch)	
Operating mode #1a	50	10	1	2-GFSK		48/48		dB
Operating mode #1b	100	20	1	2-GFSK		49/49		dB
Operating mode #1	200	50	1	2-GFSK		53/53		dB
Operating mode #2	400	150	0.5	2-GFSK		57/58		dB
Operating mode #3	400	200	0.5	2-GFSK		55/55		dB

• Europe (Frequency: 863.1 MHz)

Modulation Parameter	Channel Spacing	Data Rate	Modulation	Modulation	Min.	Тур.	Max.	Unit
	[kHz]	[kbps]	Index	Method	(-2ch/+2ch)	(-2ch/+2ch)	(-2ch/+2ch)	
Operating mode #1a	50	10	1	2-GFSK		45/45		dB
Operating mode #1b	100	20	1	2-GFSK		45/46		dB
Operating mode #1	100	50	0.5	2-GFSK		44/44		dB
Operating mode #2	200	100	0.5	2-GFSK		51/51		dB
Operating mode #3	200	150	0.5	2-GFSK		46/38		dB

• Japan (Frequency: 920.6 MHz)

Modulation Parameter	Channel Spacing	Data Rate	Modulation	Modulation	Min.	Тур.	Max.	Unit
	[kHz]	[kbps]	Index	Method	(-2ch/+2ch)	(-2ch/+2ch)	(-2ch/+2ch)	
Operating mode #1a	50	10	1	2-GFSK		48/48		dB
Operating mode #1b	100	20	1	2-GFSK		49/49		dB
Operating mode #1	200	50	1	2-GFSK		53/53		dB
Operating mode #2	400	100	1	2-GFSK		59/60		dB
Operating mode #3	600	200	1	2-GFSK		47/58		dB



9.7.4 Characteristics of the SUN-FSK reception

Frequency = 920.6 MHz, 2-GFSK, 50 kbps, modulation index = 1.0, VDD = 3.3 V, 25°C

Item	Condition	Min.	Тур.	Max.	Unit
Maximum RF input voltage	Packet length = 250 bytes			+10	dBm
	Packet error rate (PER) = 10%				
RSSI range		-108		-5	dBm
RSSI resolution			1		dB
RSSI precision		-5		5	dB
Frequency deviation tolerance	Sensitivity degradation: 1 dB	-10		10	ppm
Modulation quality tolerance (fdev_error)	Sensitivity degradation: 3 dB	-20		20	%

9.7.5 Reception sensitivity for SUN OFDM

• North America and Japan

Frequency = 920.6 MHz, packet length = 250 bytes, packet error rate (PER) = 10%, VDD = 3.3 V, 25°C,

typical values

Modulation Parameter	Option 1	Option 2	Option 3	Option 4	Unit
MCS0 (BPSK 1/2 w/ 4xfreq.rep)	-113	-116	-118	-119	dBm
MCS1 (BPSK 1/2 w/ 2xfreq.rep)	-110	-114	-117	-118	
MCS2 (QPSK 1/2 w/ 2xfreq.rep)	-107	-110	-114	-112	
MCS3 (QPSK 1/2)	-104	-107	-111	-111	
MCS4 (QPSK 3/4)	-102	-104	-108	-109	
MCS5 (16QAM 1/2)	-99	-101	-105	-106	
MCS6 (16QAM 3/4)	-95	-98	-101	-103	

9.7.6 Adjacent channel rejection ratio for SUN OFDM

• North America and Japan

Frequency = 920.6 MHz, packet length = 250 bytes, packet error rate (PER) = 10%, VDD = 3.3 V, 25°C,

typical values, desired wave input level: sensitivity specified in the standard^[1] + 3 dB

Parameter	Option 1	Option 2	Option 3	Option 4	Unit
	-1.2/+1.2 MHz	-0.8/+0.8 MHz	-0.4/+0.4 MHz	-0.2/+0.2 MHz	
MCS0 (BPSK 1/2 w/ 4xfreq.rep)	33/31	44/48	49/45	34/31	dB
MCS1 (BPSK 1/2 w/ 2xfreq.rep)	33/31	43/53	46/44	34/31	
MCS2 (QPSK 1/2 w/ 2xfreq.rep)	34/31	40/52	47/45	33/31	
MCS3 (QPSK 1/2)	33/31	37/49	42/45	33/31	
MCS4 (QPSK 3/4)	31/30	33/46	46/45	33/31	
MCS5 (16QAM 1/2)	28/28	31/44	44/42	32/31	
MCS6 (16QAM 3/4)	23/23	28/41	41/39	31/30	



9.7.7 Alternate channel rejection ratio for SUN OFDM

• North America and Japan

Frequency = 920.6 MHz, packet length = 250 bytes, packet error rate (PER) = 10%, VDD = 3.3 V, 25°C,

typical values, desired wave input level: sensitivity specified in the standard^[1] + 3 dB

Parameter	Option 1	Option 2	Option 3	Option 4	Unit
	-2.4/+2.4 MHz	-1.6/+1.6 MHz	-0.8/+0.8 MHz	-0.4/+0.4 MHz	
MCS0 (BPSK 1/2 w/ 4xfreq.rep)	50/48	54/58	60/63	49/49	dB
MCS1 (BPSK 1/2 w/ 2xfreq.rep)	47/46	52/62	60/63	50/50	
MCS2 (QPSK 1/2 w/ 2xfreq.rep)	54/55	54/58	59/59	48/48	
MCS3 (QPSK 1/2)	52/53	52/52	56/56	47/48	
MCS4 (QPSK 3/4)	47/51	51/51	53/53	47/48	
MCS5 (16QAM 1/2)	46/48	48/50	50/50	47/48	
MCS6 (16QAM 3/4)	42/44	45/47	47/47	46/46	

9.7.8 Co-channel rejection ratio for SUN OFDM

• North America and Japan

Frequency = 920.6 MHz, packet length = 250 bytes, packet error rate (PER) = 10%, VDD = 3.3 V, 25°C,

typical values, desired wave input level: sensitivity specified in the standard^[1] + 3 dB

Parameter	Option 1	Option 2	Option 3	Option 4	Unit
	±0 kHz	±0 kHz	±0 kHz	±0 kHz	
MCS0 (BPSK 1/2 w/ 4xfreq.rep)	4	3	2	-1	dB
MCS1 (BPSK 1/2 w/ 2xfreq.rep)	2	2	1	-1	
MCS2 (QPSK 1/2 w/ 2xfreq.rep)	-2	-2	-3	-9	
MCS3 (QPSK 1/2)	-5	-5	-4	-7	
MCS4 (QPSK 3/4)	-7	-7	-7	-8	
MCS5 (16QAM 1/2)	-10	-12	-10	-11	
MCS6 (16QAM 3/4)	-13	-13	-13	-13	



9.7.9 Characteristics of the SUN-OFDM reception

Item	Condition	Min.	Тур.	Max.	Unit
Maximum RF input power	Packet length = 250 bytes		+5		dBm
	Packet error rate (PER): 10%				
RSSI range		-97		-5	dBm
RSSI resolution			1		dB
RSSI accuracy		-5		5	dB
Frequency deviation tolerance	Sensibility degradation: 1 dB	-20		20	ppm
Modulation quality tolerance	Error vector magnitude (EVM):		2		dB
(degradation of sensitivity)	IEEE802.15.4-2020 ^[1]				



9.8 Characteristics of Transceiver Transmission

9.8.1 Characteristics of the SUN-FSK transmission

Frequency = 920.6 MHz, V	VDD = 3.3 V, 25°C
--------------------------	-------------------

lte	Item Condition		Min.	Тур.	Max.	Unit	
Maximum transmission	n output power	CW			+15.0		dBm
Minimum transmission	output power	CW			-15.0		dBm
Adjustable step size fo	or transmission output	CW			1.0		dB
power Deviation of the output power depending on the temperature		Ta: -40°C to +85°C				2	dB
Harmonics	Second	Output power level = +15 dBm			-41.3		dBm
	Third	-			-41.3		dBm
	Fourth to seventh				-41.3		dBm
Frequency deviation e	rror	Output power level = +	-15 dBm			30	%
Maximum zero crossir	ng offset	Output power level = +	-15 dBm	-12.5		12.5	%
Transmission frequence	cy deviation	n Output power level = +15 dBm		-20		20	ppm
Adjacent channel leak	age ratio	Output power level = 50 kbps, MI = 0.5			-49		dB
		+15 dBm	50 kbps, MI = 1.0		-50		
			100 kbps, MI = 0.5		-50		
			100 kbps, MI = 1.0		-47		



9.8.2 Characteristics of the SUN-OFDM transmission

Item		Condition	Min.	Тур.	Max.	Unit	
Maximum transmi	ssion output power	BPSK, R = 1/2, (MCS0,1), EVM = -10 dB		11		dBm	
		QPSK, R = 1/2, (MCS2,3), EVM = -13 dB		10			
		QPSK, R = 3/4, (MCS4), EVM = -13 dB		10			
		16QAM, R = 1/2, (MCS5), EVM = -19 dB		9			
		16QAM, R = 3/4, (MCS6), EVM = -19 dB		9			
Minimum transmis	sion output power	BPSK, R = 1/2, (MCS0,1), EVM = -10 dB		-19		dBm	
		QPSK, R = 1/2, (MCS2,3), EVM = -13 dB		-19		1	
		QPSK, R = 3/4, (MCS4), EVM = -13 dB		-19			
		16QAM, R = 1/2, (MCS5), EVM = -19 dB		-19			
		16QAM, R = 3/4, (MCS6), EVM = -19 dB		-19			
Adjustable step siz	ze for transmission output			1.0		dB	
power							
Deviation of the or	utput power depending on	Ta: -40°C to +85°C		2		dB	
the temperature							
Harmonic	Second harmonic	The transmission output power is at its		-41.3		dBm	
	Third harmonic	maximum.		-41.3		dBm	
	Fourth to seventh			-41.3		dBm	
	harmonic						
Adjacent channel leakage ratio		BPSK, R = 1/2 (MCS0,1), +11 dBm output		-29		dB	
		QPSK, R = 1/2 (MCS2,3), +10 dBm output		-31			
		QPSK, R = 3/4 (MCS4), +10 dBm output		-31			
		16QAM, R = 1/2 (MCS5), +9 dBm output		-33			
		16QAM, R = 3/4 (MCS6), +9 dBm output		-33			



9.9 Specifications of the Data Rate

• SUN FSK

Data Rate [kbps]	Modulation Method	Modulation Index	Descriptions
10	2-GFSK	1.0	
20	2-GFSK	1.0	
50	2-GFSK	0.5	
50	2-GFSK	1.0	
100	2-GFSK	0.5	
100	2-GFSK	1.0	
150	2-GFSK	0.5	
200	2-GFSK	0.5	
200	2-GFSK	1.0	

• SUN OFDM

Parameter	Option 1	Option 2	Option 3	Option 4	Unit	Descriptions
	Band Width:	Band Width:	Band Width:	Band Width:		
	1200 kHz	800 kHz	400 kHz	200 kHz		
MCS0	100	50	25	12.5	kbps	BPSK CR = 1/2 with
						4xFreq. repetition
MCS1	200	100	50	25		BPSK CR = 1/2 with
						2xFreq. repetition
MCS2	400	200	100	50		QPSK CR = 1/2 with
						2xFreq. repetition
MCS3	800	400	200	100		QPSK CR = 1/2
MCS4	1200	600	300	150		QPSK CR = 3/4
MCS5	1600	800	400	200		16-QAM CR = 1/2
MCS6	2400	1200	600	300		16-QAM CR = 3/4


9.10 Compliant Standard


[1] IEEE Std 802.15.4[™] -2020: IEEE Standard for Low-Rate Wireless Networks



Section 10 Package Drawings

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-HWQFN040-6x6-0.50	PWQN0040KD-A	0.08





Reference	Dimension in Millimeters			
Symbol	Min.	Nom.	Max.	
А	-	_	0.80	
A ₁	0.00	0.02	0.05	
A ₃	0.203 REF.			
b	0.18	0.25	0.30	
D	6.00 BSC			
Е	6.00 BSC			
е	0.50 BSC			
L	0.30	0.40	0.50	
К	0.20	—	—	
D ₂	4.45	4.50	4.55	
E2	4.45	4.50	4.55	
aaa	0.15			
bbb	0.10			
CCC	0.10			
ddd	0.05			
eee	0.08			
fff		0.10		



Appendix A Revision History

A.1 Major Revisions in This Edition

Rev.	Date	Description			
		Pages	Summary		
1.00	Jan. 31, 2022		First edition issued		
1.10	Jun. 30, 2022	Section 1 C	Overview		
		7	Table 1-1 List of the Ordering Part Numbers was changed.		
	Section 3 Baseband Section: Some descriptions were added in the following sub		Baseband Section: Some descriptions were added in the following subsections.		
		55	3.4.21 Timer read registers 0 and 1 (BBTIMEREAD0 and BBTIMEREAD1)		
		743.4.43Received data counter register (BBRXCOUNT)823.4.51Transmitted data counter register (BBTXCOUNT)			
		175	3.4.120 Total reception counter (BBRCVCOUNT)		
		176	3.4.121 PHR error counter (BBPHRERRCOUNT)		
		177	3.4.122 Number-of-successful-receptions counter (BBRCVOKCOUNT)		
		178	3.4.123 Number-of-unsuccessful-receptions counter (BBRCVNGCOUNT)		
		Section 7 F	ection 7 Point to Note on Using the Baseband Section		
	278 This section was newly added.		This section was newly added.		
1.20	Apr. 28, 2023	Section 1 C	ection 1 Overview		
		3	1.3 Block Diagram was changed.		
		Section 2 F	Pin Functions		
		8 2.1.1 Digital Pins, 6. XIN, XOUT: The sub-section number in the description was			
		9	2.1.3 Power Supply Pins: The section number in the description was changed.		



R9A06G062GNP Sub-GHz Transceiver User's Manual: Hardware

Publication Date:Rev.1.00Jan. 31, 2022Rev.1.20Apr. 28, 2023Published by:Renesas Electronics Corporation

R9A06G062GNP Sub-GHz Transceiver

