Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



M16C/60, M16C/20, M16C/Tiny Series

Software Manual

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics www.renesas.com

Rev. 4.00 2004.01

Keep safety first in your circuit designs!

 Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

Using This Manual

This manual is written for the M16C/60, M16C/20, M16C/Tiny series software. This manual can be used for all types of microcomputers having the M16C/60 series CPU core. The reader of this manual is expected to have the basic knowledge of electric and logic circuits and microcomputers.

This manual consists of five chapters. The following lists the chapters and sections to be referred to when you want to know details on some specific subject.

• To understand instruction code and cycles Chapter 4, "Instruction Code/Number of Cycles"

This manual also contains quick references immediately after the Table of Contents. These quick references will help you quickly find the pages for the functions or instruction code/ number of cycles you want to know.

- To find pages from mnemonic......Quick Reference in Alphabetic Order
- To find pages from function and mnemonic Quick Reference by Function
- To find pages from mnemonic and addressing Quick Reference by Addressing

A table of symbols, a glossary, and an index are appended at the end of this manual.

M16C Family Documents

The following documents were prepared for the M16C family. (1)

Document	Contents
Short Sheet	Hardware overview
Data Sheet	Hardware overview and electrical characteristics
Hardware Manual	Hardware specifications (pin assignments, memory maps, peripheral specifi-
	cations, electrical characteristics, timing charts)
Software Manual	Detailed description of assembly instructions and microcomputer perfor-
	mance of each instruction
Application Note	Application examples of peripheral functions
	Sample programs
	 Introduction to the basic functions in the M16C family
	 Programming method with Assembly and C languages
Technical Update	Preliminary report about the specification of a product, a document, etc.

NOTES :

1. Before using this material, please visit the our website to confirm that this is the most current document available.

Table of Contents

Chapter 1	Overview
1.1	Features of M16C/60, M16C/20, M16C/Tiny series2
1.1.	.1 Features of M16C/60, M16C/20, M16C/Tiny series
1.1.	.2 Speed performance
1.2	Address Space
1.3	Register Configuration
	.1 Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)
	.2 Address registers (A0 and A1)
	.3 Frame base register (FB)
	.4 Program counter (PC)
1.3.	.5 Interrupt table register (INTB)
1.3.	.6 User stack pointer (USP) and interrupt stack pointer (ISP)5
1.3.	.7 Static base register (SB)
1.3.	.8 Flag register (FLG)5
1.4	Flag Register(FLG)
	1 Bit 0: Carry flag (C flag)
1.4.	.2 Bit 1: Debug flag (D flag)6
1.4.	.3 Bit 2: Zero flag (Z flag)6
1.4.	.4 Bit 3: Sign flag (S flag)
	.5 Bit 4: Register bank select flag (B flag)6
	.6 Bit 5: Overflow flag (O flag)
	7 Bit 6: Interrupt enable flag (I flag)
	.8 Bit 7: Stack pointer select flag (U flag)
	.9 Bits 8-11: Reserved area
	.11 Bit 15: Reserved area
	Register Bank
1.6	Internal State after Reset is Cleared
1.7	Data Types10
	1 Integer
	.2 Decimal
	3 Bits
1.7.	.4 String
1.8	Data Arrangement16
	.1 Data Arrangement in Register
1.8.	.2 Data Arrangement in Memory
1.9	Instruction Format
	1 Generic format (:G)
	.2 Quick format (:Q)
	.3 Short format (:S)
1.9.	.4 Zero format (:Z)
1.10	Vector Table19
	0.1 Fixed Vector Table
1.10	0.2 Variable Vector Table

Chapter 2	Addressing Modes	
2.1	Addressing Modes	22
2.	1.1 General instruction addressing	22
	1.2 Special instruction addressing	
2.	1.3 Bit instruction addressing	22
2.2	Guide to This Chapter	23
2.3	General Instruction Addressing	24
2.4	Specific Instruction Addressing	27
2.5	Bit Instruction Addressing	
Chapter 3	Functions	
3.1	Guide to This Chapter	
3.2	Functions	
Chapter 4	Instruction Code/Number of Cycles	
4.1	Guide to This Chapter	
4.2	Instruction Code/Number of Cycles	
Chapter 5	Interrupt	
5.1	Outline of Interrupt	
5.	1.1 Types of Interrupts	248
	1.2 Software Interrupts	
5.	1.3 Hardware Interrupts	
5.2	Interrupt Control	
	2.1 Interrupt Enable Flag (I Flag)	
	2.2 Interrupt Request Bit	
	2.3 Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL) 2.4 Rewrite the Interrupt Control Register	
5.3	Interrupt Sequence	
	3.1 Interrupt Response Time	
	3.2 Changes of IPL When Interrupt Request Acknowledged	
	3.3 Saving Registers	
5.4	Return from Interrupt Routine	258
5.5	Interrupt Priority	259
5.6	Multiple Interrupts	
5.7	Precautions for Interrupts	
5.	7.1 Reading address 0000016	
	7.2 Setting the SP	
5.	7.3 Rewrite the Interrupt Control Register	
Chapter 6	Calculation Number of Cycles	
61	Instruction queue buffer	266

Quick Reference in Alphabetic Order

Mnemonic	See page for	See page for	Mnemonic	See page for	See page for		
	function	instruction code		function	instruction code		
		/number of cycles			/number of cycles		
ABS	39	140	DIVU	68	173		
ADC	40	140	DIVX	69	174		
ADCF	41	142	DSBB	70	175		
ADD	42	142	DSUB	71	177		
ADJNZ	44	148	ENTER	72	179		
AND	45	149	EXITD	73	180		
BAND	47	152	EXTS	74	180		
BCLR	48	152	FCLR	75	181		
BM <i>Cnd</i>	49	154	FSET	76	182		
BMEQ/Z	49	154	INC	77	182		
BMGE	49	154	INT	78	183		
BMGEU/C	49	154	INTO	79	184		
BMGT	49	154	JCnd	80	184		
BMGTU	49	154	JEQ/Z	80	184		
BMLE	49	154	JGE	80	184		
BMLEU	49	154	JGEU/C	80	184		
BMLT	49	154	JGT	80	184		
BMLTU/NC	49	154	JGTU	80	184		
BMN	49	154	JLE	80	184		
BMNE/NZ	49	154	JLEU	80	184		
BMNO	49	154	JLT	80	184		
BMO	49	154	JLTU/NC	80	184		
BMPZ	49	154	JN	80	184		
BNAND	50	155	JNE/NZ	80	184		
BNOR	51	156	JNO	80	184		
BNOT	52	156	JO	80	184		
BNTST	53	157	JPZ	80	184		
BNXOR	54	158	JMP	81	185		
BOR	55	158	JMPI	82	187		
BRK	56	159	JMPS	83	188		
BSET	57	159	JSR	84	189		
BTST	58	160	JSRI	85	190		
BTSTC	59	161	JSRS	86	191		
BTSTS	60	162	LDC	87	191		
BXOR	61	162	LDCTX	88	192		
CMP	62	163	LDE	89	193		
DADC	64	167	LDINTB	90	194		
DADD	65	169	LDIPL	91	195		
DEC	66	171	MOV	92	195		
DIV	67	172	MOVA	94	202		

Quick Reference in Alphabetic Order

Mnemonic	See page for	See page for	Mnemonic	See page for	See page for
	function	instruction code		function	instruction code
		/number of cycles			/number of cycles
MOV <i>Dir</i>	95	203	ROT	114	222
MOVHH	95	203	RTS	115	223
MOVHL	95	203	SBB	116	224
MOVLH	95	203	SBJNZ	117	226
MOVLL	95	203	SHA	118	227
MUL	96	205	SHL	119	230
MULU	97	207	SMOVB	120	232
NEG	98	209	SMOVF	121	233
NOP	99	209	SSTR	122	233
NOT	100	210	STC	123	234
OR	101	211	STCTX	124	235
POP	103	213	STE	125	235
POPC	104	215	STNZ	126	237
POPM	105	215	STZ	127	237
PUSH	106	216	STZX	128	238
PUSHA	107	218	SUB	129	238
PUSHC	108	218	TST	131	241
PUSHM	109	219	UND	132	243
REIT	110	219	WAIT	133	243
RMPA	111	220	XCHG	134	244
ROLC	112	220	XOR	135	245
RORC	113	221			

Quick Reference by Function

Function	Mnemonic	Content	See page for	See page for
			function	instruction code
				/number of cycles
Transfer	MOV	Transfer	92	195
	MOVA	Transfer effective address	94	202
	MOVDir	Transfer 4-bit data	95	203
	POP	Restore register/memory	103	213
	POPM	Restore multiple registers	105	215
	PUSH	Save register/memory/immediate data	106	216
	PUSHA	Save effective address	107	218
	PUSHM	Save multiple registers	109	219
	LDE	Transfer from extended data area	89	193
	STE	Transfer to extended data area	125	235
	STNZ	Conditional transfer	126	237
	STZ	Conditional transfer	127	237
	STZX	Conditional transfer	128	238
	XCHG	Exchange	134	244
Bit	BAND	Logically AND bits	47	152
manipulation	BCLR	Clear bit	48	152
	BMCnd	Conditional bit transfer	49	154
	BNAND	Logically AND inverted bits	50	155
	BNOR	Logically OR inverted bits	51	156
	BNOT	Invert bit	52	156
	BNTST	Test inverted bit	53	157
	BNXOR	Exclusive OR inverted bits	54	158
	BOR	Logically OR bits	55	158
	BSET	Set bit	57	159
	BTST	Test bit	58	160
	BTSTC	Test bit & clear	59	161
	BTSTS	Test bit & set	60	162
	BXOR	Exclusive OR bits	61	162
Shift	ROLC	Rotate left with carry	112	220
	RORC	Rotate right with carry	113	221
	ROT	Rotate	114	222
	SHA	Shift arithmetic	118	227
	SHL	Shift logical	119	230
Arithmetic	ABS	Absolute value	39	140
	ADC	Add with carry	40	140
	ADCF	41	142	
	ADD	Add carry flag Add without carry	42	142
	СМР	Compare	62	163
	DADC	Decimal add with carry	64	167

Quick Reference by Function

Function	Mnemonic	Content	See page for	See page for
			function	instruction code
				/number of cycle
Arithmetic	DADD	Decimal add without carry	65	169
	DEC	Decrement	66	171
	DIV	Signed divide	67	172
	DIVU	Unsigned divide	68	173
	DIVX	Singed divide	69	174
	DSBB	Decimal subtract with borrow	70	175
	DSUB	Decimal subtract without borrow	71	177
	EXTS	Extend sign	74	180
	INC	Increment	77	182
	MUL	Signed multiply	96	205
	MULU	Unsigned multiply	97	207
	NEG	Two's complement	98	209
	RMPA	Calculate sum-of-products	111	220
	SBB	Subtract with borrow	116	224
	SUB	Subtract without borrow	129	238
Logical	AND	Logical AND	45	149
	NOT	Invert all bits	100	210
	OR	Logical OR	101	211
	TST	Test	131	241
	XOR	Exclusive OR	135	245
Jump	ADJNZ	Add & conditional jump	44	148
	SBJNZ	Subtract & conditional jump	117	226
	JCnd	Jump on condition	80	184
	JMP	Unconditional jump	81	185
	JMPI	Jump indirect	82	187
	JMPS	Jump to special page	83	188
	JSR	Subroutine call	84	189
	JSRI	Indirect subroutine call	85	190
	JSRS	Special page subroutine call	86	191
	RTS	Return from subroutine	115	223
String	SMOVB	Transfer string backward	120	232
	SMOVF	Transfer string forward	121	233
	SSTR	Store string	122	233
Other	BRK	Debug interrupt	56	159
	ENTER	Build stack frame	72	179
	EXITD	Deallocate stack frame	73	180
	FCLR	Clear flag register bit	75	181
	FSET	Set flag register bit	76	182
	INT	Interrupt by INT instruction	78	183
	INTO	Interrupt on overflow	79	184
	LDC	Transfer to control register	87	191

Quick Reference by Function

Function	Mnemonic	Content	See page for function	See page for instruction code /number of cycles
Other	LDCTX	Restore context	88	192
	LDINTB	Transfer to INTB register	90	194
	LDIPL	Set interrupt enable level	91	195
	NOP	No operation	99	209
	POPC	Restore control register	104	215
	PUSHC	Save control register	108	218
	REIT	Return from interrupt	110	219
	STC	Transfer from control register	123	234
	STCTX	Save context	124	235
	UND	Interrupt for undefined instruction	132	243
	WAIT	Wait	133	243

Mnemonic	Addressing															See page	See page for
	ROL/RO	R0H/R1	R1L/R2	R1H/R3	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16	#IMM8	#IMM16	#IMM20	#IMM	for function	instruction code /number of cycles
ABS	0	0	0	0	0	0	0	0	0	0	0					39	140
ADC	0	0	0	0	0	0	0	0	0	0	0	0	0			40	140
ADCF	0	0	0	0	0	0	0	0	0	0	0					41	142
ADD ^{*1}	0	0	0	0	0	0	0	0	0	0	0	0	0			42	142
ADJNZ ^{*1}	0	0	0	0	0	0	0	0	0	0	0				0	44	148
AND	0	0	0	0	0	0	0	0	0	0	0	0	0			45	149
CMP	0	0	0	0	0	0	0	0	0	0	0	0	0			62	163
DADC	0	0										0	0			64	167
DADD	0	0										0	0			65	169
DEC	0	0			0			0			0					66	171
DIV	0	0	0	0	0	0	0	0	0	0	0	0	0			67	172
DIVU	0	0	0	0	0	0	0	0	0	0	0	0	0			68	173
DIVX	0	0	0	0	0	0	0	0	0	0	0	0	0			69	174
DSBB	0	0										0	0			70	175
DSUB	0	0										0	0			71	177
ENTER												0				72	179
EXTS	0		○*2			0	0	0	0	0	0					74	180
INC	○*3	○*4			0			0			0					77	182
INT															0	78	183
JMPI ^{*1}	0	0	0	0	0	0	0	0		0	0					82	187
JMPS												0				83	188
JSRI ^{*1}	0	0	0	0	0	0	0	0		0	0					85	190
JSRS												0				86	191
LDC ^{*1}	0	0	0	0	0	0	0	0	0	0	0		0			87	191
LDE ^{*1}	0	0	0	0	0	0	0	0	0	0	0					89	193

Quick Reference by Addressing (general instruction addressing)

*1 Has special instruction addressing.

*2 Only R1L can be selected.

*3 Only R0L can be selected.

*4 Only R0H can be selected.

Mnemonic	Addressing										See page	See page for					
	R0L/R0	R0H/R1	R1L/R2	R1H/R3	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16	#IMM8	#IMM16	#IMM20	#IMM	for function	instruction code /number of cycles
LDINTB														0		90	194
LDIPL															0	91	195
MOV ^{*1}	0	0	0	0	0	0	0	0	0	0	0	0	0			92	195
MOVA	0	0	0	0	0		0	0	0	0	0					94	202
MOV <i>Dir</i>	0	0	0	0		0	0	0	0	0	0					95	203
MUL	0	0	0	0	0	0	0	0	0	0	0	0	0			96	205
MULU	0	0	0	0	0	0	0	0	0	0	0	0	0			97	207
NEG	0	0	0	0	0	0	0	0	0	0	0					98	209
NOT	0	0	0	0	0	0	0	0	0	0	0					100	210
OR	0	0	0	0	0	0	0	0	0	0	0	0	0			101	211
POP	0	0	0	0	0	0	0	0	0	0	0					103	213
POPM ^{*1}	0	0	0	0	0											105	215
PUSH	0	0	0	0	0	0	0	0	0	0	0					106	216
PUSHA							0	0	0	0	0					107	218
PUSHM ^{*1}	0	0	0	0	0											109	219
ROLC	0	0	0	0	0	0	0	0	0	0	0					112	220
RORC	0	0	0	0	0	0	0	0	0	0	0					113	221
ROT	0	0	0	0	0	0	0	0	0	0	0				0	114	222
SBB	0	0	0	0	0	0	0	0	0	0	0	0	0			116	224
SBJNZ ^{*1}	0	0	0	0	0	0	0	0	0	0	0				0	117	226
SHA ^{*1}	0	0	0	0	0	0	0	0	0	0	0				0	118	227
SHL ^{*1}	0	0	0	0	0	0	0	0	0	0	0				0	119	230
STC ^{*1}	0	0	0	0	0	0	0	0	0	0	0					123	234
STCTX ^{*1}											0					124	235
STE ^{*1}	0	0	0	0	0	0	0	0	0	0	0					125	235

Quick Reference by Addressing (general instruction addressing)

*1 Has special instruction addressing.

Mnemonic							Ado	dres	sing							See page	See page for
	ROL/RO	R0H/R1	R1L/R2	R1H/R3	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16	#IMM8	#IMM16	#IMM20	#IMM	for function	instruction code /number of cycles
STNZ	0	0						0			0	0				126	237
STZ	0	0						0			0	0				127	237
STZX	0	0						0			0	0				128	238
SUB	0	0	0	0	0	0	0	0	0	0	0	0	0			129	238
TST	0	0	0	0	0	0	0	0	0	0	0	0	0			131	241
XCHG	0	0	0	0	0	0	0	0	0	0	0					134	244
XOR	0	0	0	0	0	0	0	0	0	0	0	0	0			135	245

Quick Reference by Addressing (general instruction addressing)

Mnemonic		Addressing													See page for
														for function	instruction code
				-								H			/number of
	[A0]	[A1]		R3R			SPJ			Ъ		INTI			cycles
	dsp:20[A0]	dsp:20[A1]	abs20	R2R0/R3R1	A1A0	[A1A0]	dsp:8[SP]	label	SB/FB	ISP/USP	FLG	INTBL/INTBH	0		
	sp	sp	at	2	À	A]	g	a	S			Ľ	ЪС		
ADD ^{*1}										0				42	142
ADJNZ ^{*1}								0						44	148
JCnd								0						80	184
JMP			0					0						81	185
JMPI ^{*1}	0	0		0	0									82	187
JSR			0					0						84	189
JSRI ^{*1}	0	0		0	0									85	190
LDC ^{*1}									0	0	0	0		87	191
LDCTX			0											88	192
LDE ^{*1}	0		0			0								89	193
MOV ^{*1}							0							92	195
POPC									0	0	0	0		104	215
POPM ^{*1}									0					105	215
PUSHC									0	0	0	0		108	218
PUSHM*1									0					109	219
SBJNZ ^{*1}								0						117	226
SHA ^{*1}				0										118	227
SHL ^{*1}				0										119	230
STC ^{*1}				0	0				0	0	0	0	0	123	234
STCTX ^{*1}			0											124	235
STE ^{*1}	0		0			0								125	235

Quick Reference by Addressing (special instruction addressing)

*1 Has general instruction addressing.

*2 INTBL and INTBH cannot be set simultaneously when using the LDINTB instruction.

Mnemonic	Addressing						See page	See page for				
	bit,Rn	bit,An	[An]	base:8[An]	bit,base:8[SB/FB]	base:16[An]	bit,base:16[SB]	bit,base:16	bit,base:11	U/I/O/B/S/Z/D/C	for function	instruction code /number of cycles
BAND	0	0	0	0	0	0	0	0			47	152
BCLR	0	0	0	0	0	0	0	0	0		48	152
BMCnd	0	0	0	0	0	0	0	0		0	49	154
BNAND	0	0	0	0	0	0	0	0			50	155
BNOR	0	0	0	0	0	0	0	0			51	156
BNOT	0	0	0	0	0	0	0	0	0		52	156
BNTST	0	0	0	0	0	0	0	0			53	157
BNXOR	\circ	0	0	0	0	\bigcirc	0	0			54	158
BOR	0	0	0	0	0	0	0	0			55	158
BSET	0	0	0	0	0	0	0	0	0		57	159
BTST	0	0	0	0	0	0	0	0	0		58	160
BTSTC	0	0	0	0	0	0	0	0			59	161
BTSTS	0	0	0	0	0	0	0	0			60	162
BXOR	0	0	0	0	0	0	0	0			61	162
FCLR										0	75	181
FSET										0	76	182

Quick Reference by Addressing (bit instruction addressing)

Chapter 1

Overview

- 1.1 Features of M16C/60, M16C/20, M16C/Tiny series
- 1.2 Address Space
- **1.3 Register Configuration**
- 1.4 Flag Register (FLG)
- 1.5 Register Bank
- 1.6 Internal State after Reset is Cleared
- 1.7 Data Types
- 1.8 Data Arrangement
- **1.9 Instruction Format**
- 1.10 Vector Table

1.1 Features of M16C/60, M16C/20, M16C/Tiny series

The M16C/60, M16C/20, M16C/Tiny series are single-chip microcomputer developed for built-in applications where the microcomputer is built into applications equipment.

The M16C/60, M16C/20, M16C/Tiny series support instructions suitable for the C language with frequently used instructions arranged in one- byte op-code. Therefore, it allows you for efficient program development with few memory capacity regardless of whether you are using the assembly language or C language. Furthermore, some instructions can be executed in clock cycle, making fast arithmetic processing possible. Its instruction set consists of 91 discrete instructions matched to the M16C's abundant addressing modes. This powerful instruction set allows to perform register-register, register-memory, and memory-memory operations, as well as arithmetic/logic operations on bits and 4-bit data.

Some models incorporate a multiplier, allowing for high-speed computation.

1.1.1 Features of M16C/60, M16C/20, M16C/Tiny series

• Register configuration

Data registersFour 16-bit registers (of which two registers can be used as 8-bit registers)Address registersTwo 16-bit registers

Base registers Two 16-bit registers

Versatile instruction set

C language-suited instructions (stack frame manipulation): ENTER, EXITD, etc. Register and memory-indiscriminated instructions: MOV, ADD, SUB, etc. Powerful bit manipulate instructions: BNOT, BTST, BSET, etc. 4-bit transfer instructions: MOVLL, MOVHL, etc. Frequently used 1-byte instructions: MOV, ADD, SUB, JMP, etc. High-speed 1-cycle instructions: MOV, ADD, SUB, etc.

• 1M-byte linear address space

Relative jump instructions matched to distance of jump

Fast instruction execution time

Shortest 1-cycle instructions: 91 instructions include 20 1-cycle instructions. (Approximately 75% of instructions execute in five cycles or under.)

1.1.2 Speed performance

Register-register transfer $0.125 \ \mu s$ Register-memory transfer $0.125 \ \mu s$ Register-register addition/subtraction $0.125 \ \mu s$ 8 bits x 8 bits register-register operation $0.25 \ \mu s$ 16 bits x 16 bits register-register operation $0.313 \ \mu s$ 16 bits / 8 bits register-register operation $1.13 \ \mu s$ 32 bits / 16 bits register-register operation $1.56 \ \mu s$

•Conditions

-Products with built-in Multiplier

-Clock frequency 16 MHz

1.2 Address Space

Г

Fig. 1.2.1 shows an address space.

Addresses 0000016 through 003FF16 make up an SFR (special function register) area. In individual models of the M16C/60, M16C/20, M16C/Tiny series, the SFR area extends from 003FF16 toward lower addresses. Addresses from 0040016 on make up a memory area. In individual models of the M16C/60, M16C/20, M16C/Tiny series, a RAM area extends from address 0040016 toward higher addresses, and a ROM area extends from FFFF16 toward lower addresses. Addresses FFE0016 through FFFFF16 make up a fixed vector area.

0000016	SFR area	The SFR area in each model extends toward lower-address locations as much as available.
0040016	Internal RAM area	The RAM area in each model extends toward
0FFFF16	External memory area	higher-address loca- tions as much as available.
1000016	External memory area ^{*1}	
-	Internal ROM area	The ROM area in each model extends toward
FFE0016 FFFFF16	Fixed vector area	lower-address locations as much as available.

Figure 1.2.1 Address space

1.3 Register Configuration

The central processing unit (CPU) contains the 13 registers shown in Figure 1.3.1. Of these registers, R0, R1, R2, R3, A0, A1, and FB each consist of two sets of registers configuring two register banks.




Figure 1.3.1 CPU register configuration

1.3.1 Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)

The data registers (R0, R1, R2, and R3) consist of 16 bits, and are used primarily for transfers and arithmetic/logic operations.

Registers R0 and R1 can be halved into separate high-order (R0H, R1H) and low-order (R0L, R1L) parts for use as 8-bit data registers. For some instructions, moreover, you can combine R2 and R0 or R3 and R1 to configure a 32-bit data register (R2R0 or R3R1).

1.3.2 Address registers (A0 and A1)

The address registers (A0 and A1) consist of 16 bits, and have the similar functions as the data registers. These registers are used for address register-based indirect addressing and address register-based relative addressing.

For some instructions, registers A1 and A0 can be combined to configure a 32-bit address register (A1A0).

1.3.3 Frame base register (FB)

The frame base register (FB) consists of 16 bits, and is used for FB-based relative addressing.

1.3.4 Program counter (PC)

The program counter (PC) consists of 20 bits, indicating the address of an instruction to be executed next.

1.3.5 Interrupt table register (INTB)

The interrupt table register (INTB) consists of 20 bits, indicating the initial address of an interrupt vector table.

1.3.6 User stack pointer (USP) and interrupt stack pointer (ISP)

There are two types of stack pointers: user stack pointer (USP) and interrupt stack pointer (ISP), each consisting of 16 bits.

The stack pointer (USP/ISP) you want can be switched by a stack pointer select flag (U flag). The stack pointer select flag (U flag) is bit 7 of the flag register (FLG).

1.3.7 Static base register (SB)

The static base register (SB) consists of 16 bits, and is used for SB-based relative addressing.

1.3.8 Flag register (FLG)

The flag register (FLG) consists of 11 bits, and is used as a flag, one bit for one flag. For details about the function of each flag, see Section 1.4, "Flag Register (FLG)."

1.4 Flag Register (FLG)

Figure 1.4.1 shows a configuration of the flag register (FLG). The function of each flag is detailed below.

1.4.1 Bit 0: Carry flag (C flag)

This flag holds a carry, borrow, or shifted-out bit that has occurred in the arithmetic/logic unit.

1.4.2 Bit 1: Debug flag (D flag)

This flag enables a single-step interrupt.

When this flag is set (= 1), a single-step interrupt is generated after an instruction is executed. When an interrupt is acknowledged, this flag is cleared to 0.

1.4.3 Bit 2: Zero flag (Z flag)

This flag is set when an arithmetic operation resulted in 0; otherwise, this flag is 0.

1.4.4 Bit 3: Sign flag (S flag)

This flag is set when an arithmetic operation resulted in a negative value; otherwise, this flag is 0.

1.4.5 Bit 4: Register bank select flag (B flag)

This flag selects a register bank. If this flag is 0, register bank 0 is selected; if the flag is 1, register bank 1 is selected.

1.4.6 Bit 5: Overflow flag (O flag)

This flag is set when an arithmetic operation resulted in overflow.

1.4.7 Bit 6: Interrupt enable flag (I flag)

This flag enables a maskable interrupt.

When this flag is 0, the interrupt is disabled; when the flag is 1, the interrupt is enabled. When the interrupt is acknowledged, this flag is cleared to 0.

1.4.8 Bit 7: Stack pointer select flag (U flag)


When this flag is 0, the interrupt stack pointer (ISP) is selected; when the flag is 1, the user stack pointer (USP) is selected.

This flag is cleared to 0 when a hardware interrupt is acknowledged or an INT instruction of software interrupt numbers 0 to 31 is executed.

1.4.9 Bits 8-11: Reserved area

1.4.10 Bits 12-14: Processor interrupt priority level (IPL)

The processor interrupt priority level (IPL) consists of three bits, allowing you to specify eight processor interrupt priority levels from level 0 to level 7. If a requested interrupt's priority level is higher than the processor interrupt priority level (IPL), this interrupt is enabled.



1.4.11 Bit 15: Reserved area

Figure 1.4.1 Configuration of flag register (FLG)

1.5 Register Bank

The M16C has two register banks, each configured with data registers (R0, R1, R2, and R3), address registers (A0 and A1), and frame base register (FB). These two register banks are switched over by the register bank select flag (B flag) of the flag register (FLG).

Figure 1.5.1 shows a configuration of register banks.




Figure 1.5.1 Configuration of register banks

1.6 Internal State after Reset is Cleared

The following lists the content of each register after a reset is cleared.

- Data registers (R0, R1, R2, and R3): 000016
- Address registers (A0 and A1): 000016
- Frame base register (FB): 000016
- Interrupt table register (INTB): 0000016
- User stack pointer (USP): 000016
- Interrupt stack pointer (ISP): 000016
- Static base register (SB): 000016
- Flag register (FLG): 000016

1.7 Data Types

There are four data types: integer, decimal, bit, and string.

1.7.1 Integer

An integer can be a signed or an unsigned integer. A negative value of a signed integer is represented by two's complement.




Figure 1.7.1 Integer data

1.7.2 Decimal

This type of data can be used in DADC, DADD, DSBB, and DSUB.

Pack format	b7 b0
(2 digits)	
Pack format	b15 b0
(4 digits)	



1.7.3 Bits

• Register bits

Figure 1.7.3 shows register bit specification.

Register bits can be specified by register direct (**bit**, **Rn** or **bit**, **An**). Use **bit**, **Rn** to specify a bit in data register (**Rn**); use **bit**, **An** to specify a bit in address register (**An**).

Bits in each register are assigned bit numbers 0-15, from LSB to MSB. For bit in **bit**, **Rn** and **bit**, **An**, you can specify a bit number in the range of 0 to 15.




Figure 1.7.3 Register bit specification

• Memory bits

Figure 1.7.4 shows addressing modes used for memory bit specification. Table 1.7.1 lists the address range in which you can specify bits in each addressing mode. Be sure to observe the address range in Table 1.7.1 when specifying memory bits.




Figure 1.7.4 Addressing modes used for memory bit specification

Table 1.7.1	Bit-Specifying	Address Range
-------------	----------------	---------------

Addressing	Specificati	on range	Remarks	
	Lower limit (address)	Upper limit (address)		
bit,base:16	0000016	01FFF16		
bit,base:8[SB]	[SB]	[SB]+0001F16	The access range is 0000016 to 0FFFF16.	
bit,base:11[SB]	[SB]	[SB]+000FF16	The access range is 0000016 to 0FFFF16.	
bit,base:16[SB]	[SB]	[SB]+01FFF16	The access range is 0000016 to 0FFFF16.	
bit,base:8[FB]	[FB]Å 0001016	[FB]+0000F16	The access range is 0000016 to 0FFFF16.	
[An]	0000016	01FFF16		
base:8[An]	base:8	base:8+01FFF16	The access range is 0000016 to 020FE16.	
base:16[An]	base:16	base:16+01FFF16	The access range is 0000016 to 0FFFF16.	

(1) Bit specification by bit, base

Figure 1.7.5 shows the relationship between memory map and bit map.

Memory bits can be handled as an array of consecutive bits. Bits can be specified by a given combination of **bit** and **base**. Using bit 0 of the address that is set to **base** as the reference (= 0), set the desired bit position to **bit**. Figure 1.7.6 shows examples of how to specify bit 2 of address 0000A16.




Figure 1.7.5 Relationship between memory map and bit map




Figure 1.7.6 Examples of how to specify bit 2 of address 0000A16

(2) SB/FB relative bit specification

For SB/FB-based relative addressing, use bit 0 of the address that is the sum of the address set to static base register (**SB**) or frame base register (**FB**) plus the address set to **base** as the reference (= 0), and set your desired bit position to **bit**.


(3) Address register indirect/relative bit specification

For address register-based indirect addressing, use bit 0 of address 0000016 as the reference (= 0) and set your desired bit position to address register (**An**).

For address register-based relative addressing, use bit 0 of the address set to **base** as the reference (= 0) and set your desired bit position to address register (**An**).

1.7.4 String

String is a type of data that consists of a given length of consecutive byte (8-bit) or word (16-bit) data. This data type can be used in three types of string instructions: character string backward transfer (SMOVB instruction), character string forward transfer (SMOVF instruction), and specified area initialize (SSTR instruction).



1.8 Data Arrangement

1.8.1 Data Arrangement in Register


Figure 1.8.1 shows the relationship between a register's data size and bit numbers.


Nibble (4-bit) data		b3 b0
Byte (8-bit) data		b7 b0
Word (16-bit) data		b15 b0
Long word (32-bit) data	b31 MSB	b0 LSB

Figure 1.8.1 Data arrangement in register

1.8.2 Data Arrangement in Memory

Figure 1.8.2 shows data arrangement in memory. Figure 1.8.3 shows some examples of operation.








Figure 1.8.3 Examples of operation

1.9 Instruction Format

The instruction format can be classified into four types: generic, quick, short, and zero. The number of instruction bytes that can be chosen by a given format is least for the zero format, and increases successively for the short, quick, and generic formats in that order.

The following describes the features of each format.

1.9.1 Generic format (:G)

Op-code in this format consists of two bytes. This op-code contains information on operation and src^{*1} and dest^{*2} addressing modes.

Instruction code here is comprised of op-code (2 bytes), src code (0-3 bytes), and dest code (0-3 bytes).

1.9.2 Quick format (:Q)

Op-code in this format consists of two bytes. This op-code contains information on operation and immediate data and dest addressing modes. Note however that the immediate data in this op-code is a numeric value that can be expressed by -7 to +8 or -8 to +7 (varying with instruction).

Instruction code here is comprised of op-code (2 bytes) containing immediate data and dest code (0-2 bytes).

1.9.3 Short format (:S)

Op-code in this format consists of one byte. This op-code contains information on operation and src and dest addressing modes.Note however that the usable addressing modes are limited.

Instruction code here is comprised of op-code (1 byte), src code (0-2 bytes), and dest code (0-2 bytes).

1.9.4 Zero format (:Z)

Op-code in this format consists of one byte. This op-code contains information on operation (plus immediate data) and dest addressing modes. Note however that the immediate data is fixed to 0, and that the usable addressing modes are limited.

Instruction code here is comprised of op-code (1 byte) and dest code (0-2 bytes).

- *1 src is the abbreviation of "source."
- *2 dest is the abbreviation of "destination."

1.10 Vector Table

The vector table comes in two types: a special page vector table and an interrupt vector table. The special page vector table is a fixed vector table. The interrupt vector table can be a fixed or a variable vector table.

1.10.1 Fixed Vector Table

The fixed vector table is an address-fixed vector table. The special page vector table is allocated to addresses FFE0016 through FFFDB16, and part of the interrupt vector table is allocated to addresses FFFDC16 through FFFF16. Figure 1.10.1 shows a fixed vector table.

The special page vector table is comprised of two bytes per table. Each vector table must contain the 16 low-order bits of the subroutine's entry address. Each vector table has special page numbers (18 to 255) which are used in JSRS and JMPS instructions.

The interrupt vector table is comprised of four bytes per table. Each vector table must contain the interrupt handler routine's entry address.




Figure 1.10.1 Fixed vector table

1.10.2 Variable Vector Table

The variable vector table is an address-variable vector table. Specifically, this vector table is a 256-byte interrupt vector table that uses the value indicated by the interrupt table register (INTB) as the entry address (IntBase). Figure 1.10.2 shows a variable vector table.

The variable vector table is comprised of four bytes per table. Each vector table must contain the interrupt handler routine's entry address.

Each vector table has software interrupt numbers (0 to 63). The INT instruction uses these software interrupt numbers.

Interrupts from the peripheral functions built in each M16C model are allocated to software interrupt numbers 0 through 31.




Figure 1.10.2 Variable vector table

Chapter 2

Addressing Modes

- 2.1 Addressing Modes
- 2.2 Guide to This Chapter
- 2.3 General Instruction Addressing
- 2.4 Special Instruction Addressing
- 2.5 Bit Instruction Addressing

2.1 Addressing Modes

This section describes addressing mode-representing symbols and operations for each addressing mode. The M16C/60, M16C/20, M16C/Tiny series have three addressing modes outlined below.

2.1.1 General instruction addressing

This addressing accesses an area from address 0000016 through address 0FFFF16.

The following lists the name of each general instruction addressing:

- Immediate
- Register direct
- Absolute
- Address register indirect
- Address register relative
- SB relative
- FB relative
- Stack pointer relative

2.1.2 Special instruction addressing

This addressing accesses an area from address 0000016 through address FFFFF16 and control registers.

The following lists the name of each specific instruction addressing:

- 20-bit absolute
- Address register relative with 20-bit displacement
- 32-bit address register indirect
- 32-bit register direct
- Control register direct
- Program counter relative

2.1.3 Bit instruction addressing


This addressing accesses an area from address 0000016 through address 0FFF16.

The following lists the name of each bit instruction addressing:

- Register direct
- Absolute
- Address register indirect
- Address register relative
- SB relative
- FB relative
- FLG direct

2.2 Guide to This Chapter

The following shows how to read this chapter using an actual example.



(1) Name

Indicates the name of addressing.

(2) Symbol

Represents the addressing mode.

(3) Explanation

Describes the addressing operation and the effective address range.

(4) Operation diagram

Diagrammatically explains the addressing operation.

2.3 General Instruction Addressing

Immediate				
#IMM #IMM8 #IMM16 #IMM20	The immediate data indicated by #IMM is the object to be operated on.	#IMM8 b7 b0 #IMM16 b15 b8 b7 b0 #IMM16 b15 b8 b7 b0 #IMM20 b15 b8 b7 b0		
Register dire	ect			
R0L R0H R1L R1H R0 R1 R2 R3 A0 A1	The specified register is the object to be operated on.	Register R0L / R1L b15 b8 R0H / R1H R0 / R1 / R2 / b15 b8 b7 b0 R3 / A0 / A1		
Absolute		Memory		
abs16	The value indicated by abs16 constitutes the effective address to be operated on. The effective address range is 0000016 to 0FFFF16.	abs16		
Address register indirect				
[A0] [A1]	The value indicated by the content of address register (A0/A1) constitutes the effective address to be operated on. The effective address range is 0000016 to 0FFFF16.	Register Memory A0 / A1 address		

ster relative	
The value indicated by displacement (dsp) plus the content of address register (A0/A1)—added not including the sign bits—constitutes the effective address to be operated on. However, if the addition resulted in exceeding 0FFFF16, the bits above bit 17 are ignored, and the address returns to 0000016.	$A0 / A1 \xrightarrow{\text{Register}} + +$
The address indicated by the content of static base register (SB) plus the value indicated by displacement (dsp)—added not including the sign bits—constitutes the effective address to be operated on. However, if the addition resulted in exceeding 0FFFF16, the bits above bit 17 are ignored, and the address returns to 0000016.	Register Memory SB address → address dsp → ⊕
The address indicated by the content	Memory
value indicated by displacement (dsp)—added including the sign bits— constitutes the effective address to be operated on. However, if the addition resulted in exceeding 0000016- 0FFFF16, the bits above bit 17 are ignored, and the address returns to 0000016 or 0FFFF16.	$dsp \rightarrow \bigoplus$ $Register \qquad \uparrow$ $FB \qquad address$ $dsp \rightarrow \bigoplus$ $dsp \rightarrow \bigoplus$ $dsp \rightarrow \bigoplus$ If the dsp value is positive
	(dsp) plus the content of address register (A0/A1)—added not including the sign bits—constitutes the effective address to be operated on. However, if the addition resulted in exceeding 0FFF16, the bits above bit 17 are ignored, and the address returns to 0000016. The address indicated by the content of static base register (SB) plus the value indicated by displacement (dsp)—added not including the sign bits—constitutes the effective address to be operated on. However, if the addition resulted in exceeding 0FFF16, the bits above bit 17 are ignored, and the address returns to 0000016.

Stack pointe	r relative	
dsp:8[SP]	The address indicated by the content of stack pointer (SP) plus the value indicated by displacement (dsp)—added including the sign bits—constitutes the effective address to be operated on. The stack pointer (SP) here is the one indicated by the U flag. However, if the addition resulted in exceeding 0000016- 0FFFF16, the bits above bit 17 are ignored, and the address returns to 0000016 or 0FFFF16. This addressing can be used in MOV instruction.	$\begin{array}{c c} & & & & & \\ \text{If the dsp value is negative} & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & & \\$

2.4 Special Instruction Addressing

20-bit absolu	Ito	
abs20	The value indicated by abs20 constitutes the effective address to be operated on. The effective address range is 0000016 to FFFFF16. This addressing can be used in LDE, STE, JSR, and JMP instructions.	abs20
Address reg 20-bit displa	ister relative with cement	OLDE, STE instructions Memory
dsp:20[A0] dsp:20[A1]	The address indicated by displacement (dsp) plus the content of address register (A0/A1)—added not including the sign bits—constitutes the effective address to be operated on. However, if the addition resulted in exceed- ing FFFF16, the bits above bit 21 are ignored, and the address returns to 0000016. This addressing can be used in LDE, STE, JMPI, and JSRI instructions. The following lists the addressing mode and instruction combinations that can be used. dsp:20[A0] → LDE, STE, JMPI, and JSRI in- structions dsp:20[A1] → JMPI and JSRI instructions	$\begin{array}{c c} Register & dsp \\ A0 & address & \rightarrow & \bigoplus & & & & \\ \hline O JMPI, JSRI instructions & & & & \\ Register & & & & & & \\ A0 / A1 & address & \rightarrow & \bigoplus & & & & \\ \hline PC & & & & & & \\ \hline PC & & & & & & \\ \hline \end{array}$
32-bit addre	 The address indicated by 32 concatenated bits of address registers (A0 and A1) constitutes the effective address to be operated on. However, if the concatenated register value exceeds FFFF16, the bits above bit 21 are ignored. This addressing can be used in LDE and STE instructions. 	A1 Register A0 b31 b16 b15 b0 address-H address-L Memory V address

32-bit regi	ster direct	
R2R0 R3R1 A1A0	 The 32-bit concatenated register content of two specified registers is the object to be operated on. This addressing can be used in SHL, SHA, JMPI, and JSRI instructions. The following lists the register and instruction combinations that can be used. R2R0, R3R1	○ SHL, SHA instructions R2R0 $b31$ $b16$ $b15$ $b0$ R3R1 ○ JMPI, JSRI instructions R2R0 $b31$ $b16$ $b15$ $b0$ R3R1 $b16$ $b15$ $b0$ R3R1 v PC v
Control reg	gister direct	Register
INTBL INTBH ISP SB FB FLG	The specified control register is the object to be operated on. This addressing can be used in LDC, STC, PUSHC, and POPC instructions. If you specify SP, the stack pointer indicated by the U flag is the object to be operated on.	INTBL b15 b0 INTBH b15 b0 ISP b15 b0 USP b15 b0 ISB b15 b0 FB b15 b0 FIG b15 b0 ISP b15 b0 FB b15 b0 ISP b15 b0 ISP b15 b0 ISP b15 b0 ISP ISP b15 ISP ISP b15 ISP ISP b15 ISP ISP ISP ISP ISP ISP </th

Program	counter relative	
label	 If the jump length specifier (.length) is (.S) the base address plus the value indicated by displacement (dsp)— added not including the sign bits— constitutes the effective address. This addressing can be used in JMP instruction. 	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
		$+0 \leq dsp \leq +7$ *1 The base address is the (start address of instruction + 2).
	 If the jump length specifier (.length) is (.B) or (.W) the base address plus the value indicated by displacement (dsp)—added including the sign bits—constitutes the effective address. However, if the addition resulted in exceeding 0000016- FFFFF16, the bits above bit 21 are ignored, and the address returns to 0000016 or FFFFF16. This addressing can be used in JMP and JSR instructions. 	If the dsp value is negative label dsp $\rightarrow \bigoplus$ \uparrow Base address dsp $\rightarrow \bigoplus$ \downarrow If the dsp value is positive label If the specifier is (.B), -128 ≤ dsp ≤ +127 If the specifier is (.W), -32768 ≤ dsp ≤ +32767 *2 The base address varies with each instruction.

2.5 Bit Instruction Addressing

This addressing can be used in the following instructions:

BCLR, BSET, BNOT, BTST, BNTST, BAND, BNAND, BOR, BNOR, BXOR, BNXOR, BM*Cnd*, BTSTS, BTSTC

Register direc	xt	
bit,R0 bit,R1 bit,R2 bit,R3 bit,A0 bit,A1	The specified register bit is the object to be operated on. For the bit position (bit) you can specify 0 to 15.	bit , R0 b15 R0 b0 L t Bit position
Absolute		
bit,base:16	The bit that is as much away from bit 0 at the address indicated by base as the number of bits indicated by bit is the object to be operated on. Bits at addresses 0000016 through 01FFF16 can be the object to be operated on.	base base b7 b0 c c c c c c c c c c c c c
Address regi	ster indirect	
[A0] [A1]	The bit that is as much away from bit 0 at address 0000016 as the number of bits indicated by address register (A0/A1) is the object to be operated on. Bits at addresses 0000016 through 01FFF16 can be the object to be operated on.	0000016

Address register relativebase:8[A0] base:8[A1] base:16[A0]The bit that is as much away from bit 0 at the address indi- cated by base as the number of bits indicated by address register (A0/A1) is the object to be operated on.base:16[A1]However, if the address of the bit to be operated on exceeds 0FFFF16, the bits above bit 17 are ignored and the address returns to 0000016.The address range that can be specified by address register (A0/A1) is 8,192 bytes from base.		base base Bit position
SB relative bit,base:8[SB] bit,base:11[SB] bit,base:16[SB]	static base register (SD) plus the	$Memory$ $B \xrightarrow{Register} \rightarrow address$ $base \rightarrow \bigoplus \qquad \downarrow \qquad$

FB relative		
bit,base:8[FB]	The bit that is as much away from bit 0 at the address indicated by frame base register (FB) plus the value indicated by base (added including the sign bit) as the number of bits indicated by bit is the object to be operated on. However, if the address of the bit to be operated on exceeds 0000016-0FFFF16, the bits above bit 17 are ignored and the address returns to 0000016 or 0FFFF16. The address range that can be specified by bit,base: 8 is 16 bytes toward lower addresses or 15 bytes toward higher addresses from the frame base register (FB) value.	If the base value is negative f the base value is negative f base \rightarrow \oplus $(Bit position)$ f base \rightarrow \oplus $(Bit position)$ f base \rightarrow \oplus $(f$ the base value is positive f the base value is positive f the bab value is positive f the bab
FLG direct		
U I O B S Z D C	The specified flag is the object to be operated on. This addressing can be used in FCLR and FSET instructions.	

Chapter 3


Functions

- 3.1 Guide to This Chapter
- 3.2 Functions

3.1 Guide to This Chapter

This chapter describes the functionality of each instruction by showing syntax, operation, function, selectable src/dest, flag changes, description examples, and related instructions.

The following shows how to read this chapter by using an actual page as an example.



(1) Mnemonic

Indicates the mnemonic explained in this page.


(2) Instruction code/Number of Cycles

Indicates the page in which instruction code/number of cycles is listed. Refer to this page for instruction code and number of cycles.

(3) Syntax

Indicates the syntax of the instruction using symbols. If (:format) is omitted, the assembler chooses the optimum specifier.

MOV.size (: format) src , dest



(a) Mnemonic MOV

Describes the mnemonic.

(b) Size specifier size

Describes the data size in which data is handled. The following lists the data sizes that can be speci fied:

- .B Byte (8 bits)
- .W Word (16 bits)
- .L Long word (32 bits)

Some instructions do not have a size specifier.

(c) Instruction format specifier (: format)

Describes the instruction format. If (.format) is omitted, the assembler chooses the optimum speci fier. If (.format) is entered, its content is given priority. The following lists the instruction formats that can be specified:


- :G Generic format
- :Q Quick format
- :S Short format
- :Z Zero format

Some instructions do not have an instruction format specifier.

(d) Operand src, dest

Describes the operand.

- (e) Indicates the data size you can specify in (b).
- (f) Indicates the instruction format you can specify in (c).



(e)

(4) Operation

Explains the operation of the instruction using symbols.

(5) Function

Explains the function of the instruction and precautions to be taken when using the instruction.

(6) Selectable *src / dest* (label)

If the instruction has an operand, this indicates the format you can choose for the operand.

								– (a)
	Ś	arc)			d	est		
R0L/R0	ROH/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	-Ŕ1L/R2	R1H/R3	- (b)
A0/A0	A1/A1	[A0]	([A1])	A0/A0	A1/A1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	-dsp:8[FB]	- (a)
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	- (c)
dsp:20[A0]			#IMM	dsp:20[A0]	dsp:20[A1]	(bs2)		
R2R0	R3R1	A1A0	dsp:8[SP]	R2R0	R3R1	ATAO	dsp:8[SP]	- (d)

- (a) Items that can be selected as *src*(source).
- (b) Items that can be selected as *dest*(destination).
- (c) Addressing that can be selected.
- (d) Addressing that cannot be selected.
- (e) Shown on the left side of the slash (R0H) is the addressing when data is handled in bytes (8 bits). Shown on the right side of the slash (R1) is the addressing when data is handled in words (16 bits).

(7) Flag change

Indicates a flag change that occurs after the instruction is executed. The symbols in the table mean the following:

"_" The flag does not change.

"O" The flag changes depending on condition.

(8) Description example

Shows a description example for the instruction.

(9) Related instructions

Shows related instructions that cause an operation similar or opposite that of this instruction.

The following explains the syntax of each jump instruction—JMP, JPMI, JSR, and JSRI by using an actual example.

Chapter 3 Functions	3.2 Functions
	Unconditional jump JuMP [Instruction Code/Number of Cycles
[Syntax] JMP (.length) label	Page=19
	S, B, W, A (Can be specified)

(3) Syntax

Г

Indicates the instruction syntax using a symbol.

JMP (.length) label

- (a) Mnemonic JMP

Describes the mnemonic.

(b) Jump distance specifier .length

Describes the distance of jump. If (.length) is omitted in JMP or JSR instruction, the assembler chooses the optimum specifier. If (.length) is entered, its content is given priority.

The following lists the jump distances that can be specified:

- .S 3-bit PC forward relative (+2 to +9)
- .B 8-bit PC relative
- .W 16-bit PC relative
- .A 20-bit absolute

(c) Operand label

Describes the operand.

(d) Shows the jump distance that can be specified in (b).

ABS	Absolute value ABSolute	ABS
[Syntax] ABS.size dest	——— В, W	[Instruction Code/Number of Cycles] Page=140
[Operation] dest ← dest		

• This instruction takes on an absolute value of *dest* and stores it in *dest*.

[Selectable dest]

dest										
R0L/R0	R0H/R1	R1L/R2	R1H/R3							
A0/ A0	A1/A1	[A0]	[A1]							
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]							
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16							
dsp:20[A0]										
R2R0	R3R1	A1A0								

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change		Ι	0	-	0	0		0

Conditions

- O : The flag is set (= 1) when dest before the operation is -128 (.B) or -32768 (.W); otherwise cleared (= 0).
- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is indeterminate.

[Description Example]

ABS.B	R0L
ABS.W	A0

ADC	Add with carry ADdition with Carry	ADC
[Syntax] ADC.size src,dest	נו	nstruction Code/Number of Cycles] Page=140
	— В, W	
[Operation] dest ← src + dest + C		

- This instruction adds dest, src, and C flag together and stores the result in dest.
- If *dest* is an A0 or A1 when the size specifier (.size) you selected is (.B), *src* is zero-expanded to perform calculation in 16 bits. If *src* is an A0 or A1, operation is performed on the eight low-order bits of the A0 or A1.

[Selectable src/dest]

src				dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0*1	A1/A1 ^{*1}	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM	dsp:20[A0]				
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0		

*1 If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		_	0		0	0	—	0

Conditions

- O : The flag is set when a signed operation resulted in exceeding +32767 (.W) or -32768 (.W) or +127 (.B) or -128 (.B); otherwise cleared.
- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when an unsigned operation resulted in exceeding +65535 (.W) or +255 (.B); otherwise cleared.

[Description Example]

#2,R0L	
A0,R0	
A0,R0L	; A0's 8 low-order bits and R0L are added.
R0L,A0	; R0L is zero-expanded and added with A0.
	A0,R0 A0,R0L

[Related Instructions] ADCF,ADD,SBB,SUB

ADCF	Add carry flag ADdition Carry Flag	ADCF
[Syntax] ADCF.size dest	[Instruction	n Code/Number of Cycles] Page=142
[Operation] dest ← dest + C		

This instruction adds *dest* and C flag together and stores the result in *dest*.

[Selectable dest]

dest										
R0L/R0	R0H/R1	R1L/R2	R1H/R3							
A0/ A0	A1/A1	[A0]	[A1]							
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]							
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16							
dsp:20[A0]										
R2R0	R3R1	A1A0								

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change		—	0	—	0	0		0


Conditions

- O : The flag is set when a signed operation resulted in exceeding +32767 (.W) or -32768 (.W) or +127 (.B) or -128 (.B); otherwise cleared.
- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when an unsigned operation resulted in exceeding +65535 (.W) or +255 (.B); otherwise cleared.

[Description Example]

ADCF.B R0L ADCF.W Ram:16[A0]

[Related Instructions] ADC, ADD, SBB, SUB



- This instruction adds dest and src together and stores the result in dest.
- If *dest* is an A0 or A1 when the size specifier (.size) you selected is (.B), *src* is zero-expanded to perform calculation in 16 bits. If *src* is an A0 or A1, operation is performed on the eight low-order bits of the A0 or A1.
- If *dest* is a stack pointer when the size specifier (.size) you selected is (.B), *src* is sign extended to perform calculation in 16 bits.

[Selectable src/dest]

(See the next page for *src/dest* classified by format.)

src				dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM	dsp:20[A0]			SP/SP*2	
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0		

*1 If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for src and dest simultaneously.

*2 Operation is performed on the stack pointer indicated by the U flag. You can choose only #IMM for src.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change		Ι	0		0	0		0

Conditions

- O : The flag is set when a signed operation resulted in exceeding +32767 (.W) or -32768 (.W) or +127 (.B) or -128 (.B); otherwise cleared.
- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when an unsigned operation resulted in exceeding +65535 (.W) or +255 (.B); otherwise cleared.

[Description Example]

ADD.B	A0,R0L	; A0's 8 low-order bits and R0L are added.
ADD.B	R0L,A0	; R0L is zero-expanded and added with A0.
ADD.B	Ram:8[SB],R0L	
ADD.W	#2,[A0]	

[Related Instructions] ADC, ADCF, SBB, SUB

[src/dest Classified by Format]

G format

src				dest			
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM	dsp:20[A0]			SP/SP*2
R2R0				R2R0			

*1 If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

*2 Operation is performed on the stack pointer indicated by the U flag. You can choose only #IMM for src.

Q format							
	src				de	est	
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0				A0/A0	A1/A1	[A0]	[A1]
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM ^{*3}	dsp:20[A0]			SP/SP*2
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0	

*2 Operation is performed on the stack pointer indicated by the U flag. You can choose only #IMM for *src.* *3 The range of values that can be taken on is $-8 \le \#IMM \le +7$.

S format*4

src				dest				
ROL	ROH	dsp:8[SB]	dsp:8[FB]	R0L	R0H	dsp:8[SB]	dsp:8[FB]	
abs16	#IMM			abs16				
R0L*5	R0H ^{*5}	dsp:8[SB]	dsp:8[FB]	R0L ^{*5}	R0H ^{*5}	dsp:8[SB]	dsp:8[FB]	
abs16	#IMM			abs16	AO	A1		

*4 You can only specify (.B) for the size specifier (.size).

*5 You cannot choose the same register for *src* and *dest*.

ADJNZ

Add & conditional jump ADdition then Jump on Not Zero



[Syntax]

[Instruction Code/Number of Cycles]

ADJNZ.size src,dest,label

Page=148

B, W

[Operation]

dest \leftarrow dest + src if dest \neq 0 then jump label

[Function]

- This instruction adds *dest* and *src* together and stores the result in *dest*.
- If the addition resulted in any value other than 0, control jumps to **label**. If the addition resulted in 0, the next instruction is executed.
- The op-code of this instruction is the same as that of SBJNZ.

[Selectable src/dest/label]

src	dest			label
	R0L/R0	R0H/R1	R1L/R2	
	R1H/R3	A0 /A0	A1/A1	
#IMM ^{*1}	[A0]	[A1]	dsp:8[A0]	$PC^{2}-126 \le label \le PC^{2}+129$
	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	
	abs16			

*1 The range of values that can be taken on is $-8 \le \#IMM \le +7$.

*2 PC indicates the start address of the instruction.

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	_	Ι		Ι	-	_	I	

[Description Example]

ADJNZ.W #-1,R0,label

AND	Logically AND AND	AND
[Syntax]	[Instructio	on Code/Number of Cycles]
AND.size (:format) src,dest		Page=149
	G, S (Can be specified)	
	— В, W	
[Operation]		
dest \leftarrow src \land dest		

- This instruction logically ANDs dest and src together and stores the result in dest.
- If *dest* is an A0 or A1 when the size specifier (.size) you selected is (.B), *src* is zero-expanded to perform calculation in 16 bits. If *src* is an A0 or A1, operation is performed on the eight low-order bits of the A0 or A1.

[Selectable src/dest]	(See the next page for <i>src/dest</i> classified by format.)
src	dest

src					de	est	
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM	dsp:20[A0]			SP/SP
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0	

*1 If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—	Ι			0	0	Ι	-

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.

[Description Example]

AND.B	Ram:8[SB],R0L
AND.B:G	A0,R0L
AND.B:G	R0L,A0
AND.B:S	#3,R0L

- ; A0's 8 low-order bits and R0L are ANDed.
- ; R0L is zero-expanded and ANDed with A0.

[Related Instructions] OR,XOR,TST

[src/dest Classified by Format]

G format

src				dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0*1	A1/A1 ^{*1}	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM	dsp:20[A0]			SP/SP	
R2R0				R2R0				

*1 If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

S format^{*2}

	src				dest			
ROL	ROH	dsp:8[SB]	dsp:8[FB]	R0L	R0H	dsp:8[SB]	dsp:8[FB]	
abs16	#IMM			abs16				
R0L ^{*3}	R0H*3	dsp:8[SB]	dsp:8[FB]	R0L ^{*3}	R0H ^{*3}	dsp:8[SB]	dsp:8[FB]	
abs16	#HMM			abs16	AO	A1		

*2 You can only specify (.B) for the size specifier (.size).

*3 You cannot choose the same register for *src* and *dest*.

BAND

[Syntax] BAND src Logically AND bits Bit AND carry flag



[Instruction Code/Number of Cycles]

Page=152

[Operation]

 $C \leftarrow src \land C$

[Function]

• This instruction logically ANDs the C flag and src together and stores the result in the C flag.

[Selectable src]

	src					
bit,R0	bit,R1	bit,R2	bit,R3			
bit,A0	bit,A1	[A0]	[A1]			
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]			
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16			
e		}				

[Flag Change]

Flag	U	0	В	S	Ζ	D	С
Change	_		_	-	_	_	0

Conditions

C: The flag is set when the operation resulted in 1; otherwise cleared.

[Description Example]

BAND	flag
BAND	4,Ram
BAND	16,Ram:16[SB]
BAND	[A0]

[Related Instructions] BOR,BXOR,BNAND,BNOR,BNXOR

BCLR	Clear bit Bit CLeaR	BCLR
[Syntax]	[Instruc	tion Code/Number of Cycles]
BCLR (:format) dest		Page=152
	G , S (Can be specified)	
[Operation] dest ← 0		

• This instruction stores 0 in *dest*.

[Selectable dest]

dest					
bit,R0	bit,R1	bit,R2	bit,R3		
bit,A0	bit,A1	[A0]	[A1]		
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]		
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16		
e	bit,base:11[SB]*1			

*1 This *dest* can only be selected when in S format.

[Flag Change]

Flag	3	U	Ι	0	В	S	Ζ	D	С
Chan	ge	—	-	-		_	_		-

[Description Example]

BCLR	flag
BCLR	4,Ram:8[SB]
BCLR	16,Ram:16[SB]
BCLR	[A0]

[Related Instructions] BSET,BNOT,BNTST,BTST,BTSTC,BTSTS

BM*Cnd*

Conditional bit transfer Bit Move Condition BMCnd

[Syntax]	
	BM <i>Cnd</i>	

[Instruction Code/Number of Cycles]

Page=154

[Operation]

if true then	dest	+	1
else	dest	+	0

dest

[Function]

- This instruction transfers the true or false value of the condition indicated by *Cnd* to *dest*. If the condition is true, 1 is transferred; if false, 0 is transferred.
- There are following kinds of Cnd.

Cnd		Condition	Expression	Cnd		Condition	Expression
GEU/C	C=1	Equal to or greater than	≦	LTU/NC	C=0	Smaller than	>
		C flag is 1.				C flag is 0.	
EQ/Z	Z=1	Equal to	=	NE/NZ	Z=0	Not equal	≠
		Z flag is 1.				Z flag is 0.	
GTU	C∧Z=1	Greater than	<	LEU	C^Z=0	Equal to or smaller than	≧
ΡZ	S=0	Positive or zero	0≦	N	S=1	Negative	0>
GE	S∀O=0	Equal to or greater than	≦	LE	(S∀O)∨Z=1	Equal to or smaller than	≧
		(signed value)				(signed value)	
GT	(S∀O)∨Z=0	Greater than (signed value)	<	LT	S∀0=1	Smaller than (signed value)	>
0	O=1	O flag is 1.		NO	O=0	O flag is 0.	

[Selectable dest]

	dest					
bit,R0	bit,R1	bit,R2	bit,R3			
bit,A0	bit,A1	[A0]	[A1]			
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]			
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16			
С						

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—			l		-	l	*1

*1 The flag changes if you specified the C flag for *dest*.

[Description Example]

BMN	
BMZ	

3,Ram:8[SB] C

[Related Instructions] JCnd

BNAND

[Syntax] BNAND src Logically AND inverted bits Bit Not AND carry flag

BNAND

[Instruction Code/Number of Cycles]

Page=155

[Operation]

 $C \leftarrow \overline{src} \lor C$

[Function]

• This instruction logically ANDs the C flag and inverted src together and stores the result in the C flag.

[Selectable src]

src					
bit,R0	bit,R1	bit,R2	bit,R3		
bit,A0	bit,A1	[A0]	[A1]		
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]		
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16		
e					

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	Ι	-	-	—	-	-	-	0

Condition

 $C \hspace{0.2cm}:\hspace{0.2cm} \text{The flag is set when the operation resulted in 1; otherwise cleared.}$

[Description Example]

BNANDflagBNAND4,RamBNAND16,Ram:16[SB]BNAND[A0]

[Related Instructions] BAND,BOR,BXOR,BNOR,BNXOR

BNOR

[Syntax] BNOR src Logically OR inverted bits Bit Not OR carry flag



[Instruction Code/Number of Cycles]

Page=156

[Operation]

 $C \leftarrow \overline{src} \lor C$

[Function]

• This instruction logically ORs the C flag and inverted src together and stores the result in the C flag.

[Selectable src]

SrC					
bit,R0	bit,R1	bit,R2	bit,R3		
bit,A0	bit,A1	[A0]	[A1]		
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]		
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16		
e					

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	I				Ι	_	0

Condition

C: The flag is set when the operation resulted in 1; otherwise cleared.

[Description Example]

BNOR	flag
BNOR	4,Ram
BNOR	16,Ram:16[SB]
BNOR	[A0]

[Related Instructions] BAND,BOR,BXOR,BNAND,BNXOR

BNOT	Invert bit Bit NOT	BNOT
[Syntax]	[In:	struction Code/Number of Cycles]
BNOT(:format) des	st	Page=156
	G , S (Can be speci	fied)
[Operation] dest ← dest		

• This instruction inverts *dest* and stores the result in *dest*.

[Selectable dest]

dest					
bit,R0	bit,R1	bit,R2	bit,R3		
bit,A0	bit,A1	[A0]	[A1]		
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]		
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16		
е	bit,base:11[SB]*1			

*1 This dest can only be selected when in S format.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change		_	—	-	_	—	—	

[Description Example]

BNOT	flag
BNOT	4,Ram:8[SB]
BNOT	16,Ram:16[SB]
BNOT	[A0]

[Related Instructions] BCLR,BSET,BNTST,BTST,BTSTC,BTSTS

BNTST

Test inverted bit Bit Not TeST

BNTST

[Syntax] BNTST src [Instruction Code/Number of Cycles]

Page=157

[Operation]

Z 🔶 src

C ← src

[Function]

• This instruction transfers inverted src to the Z flag and inverted src to the C flag.

[Selectable src]

src					
bit,R0	bit,R1	bit,R2	bit,R3		
bit,A0	bit,A1	[A0]	[A1]		
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]		
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16		
e					

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_		_	_	_	0		0

Conditions

- Z : The flag is set when *src* is 0; otherwise cleared.
- C : The flag is set when *src* is 0; otherwise cleared.

[Description Example]

BNTST	flag
BNTST	4,Ram:8[SB]
BNTST	16,Ram:16[SB]
BNTST	[A0]

[Related Instructions] BCLR,BSET,BNOT,BTST,BTSTC,BTSTS

src

BNXOR

Exclusive OR inverted bits Bit Not eXclusive OR carry flag

BNXOR

[Syntax] BNXOR [Instruction Code/Number of Cycles]

Page=158

[Operation]

C ← src ∀ C

[Function]

• This instruction exclusive ORs the C flag and inverted src and stores the result in the C flag.

[Selectable src]

src						
bit,R0	bit,R1	bit,R2	bit,R3			
bit,A0	bit,A1	[A0]	[A1]			
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]			
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16			
e						

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_	Ι	Ι	_		Ι		0

Conditions

 $C \hspace{0.2cm}:\hspace{0.2cm} \text{The flag is set when the operation resulted in 1; otherwise cleared.}$

[Description Example]

BNXOR flag BNXOR 4,Ram BNXOR 16,Ram:16[SB] BNXOR [A0]

[Related Instructions] BAND,BOR,BXOR,BNAND,BNOR

BOR

[Syntax] BOR src Logically OR bits Bit OR carry flag



[Instruction Code/Number of Cycles]

Page=158

[Operation]

 $C \leftarrow src \lor C$

[Function]

• This instruction logically ORs the C flag and src together and stores the result in the C flag.

[Selectable src]

src							
bit,R0	bit,R1	bit,R2	bit,R3				
bit,A0	bit,A1	[A0]	[A1]				
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]				
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16				
e							

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change		_		_	_	-	_	0

Conditions

C : The flag is set when the operation resulted in 1; otherwise cleared.

[Description Example]

BOR	flag
BOR	4,Ram
BOR	16,Ram:16[SB]
BOR	[A0]

[Related Instructions] BAND,BXOR,BNAND,BNOR,BNXOR

BRK

Debug interrupt BReaK

BRK

[Syntax] BRK

[Instruction Code/Number of Cycles]

Page=159

[Operation]

SP ←	SP – 2
M(SP) 🔶	(PC + 1)H, FLG
SP ←	SP – 2
M(SP) 🔶	(PC + 1)ML
PC ←	M(FFFE416)

[Function]

- This instruction generates a BRK interrupt.
- The BRK interrupt is a nonmaskable interrupt.

[Flag Change]^{*1}

		·							
Flag	U	I	0	В	S	Ζ	D	С	
Change	0	0		—		_	0	_	

Conditions

- U : The flag is cleared.
- I : The flag is cleared.
- D : The flag is cleared.
- *1 The flags are saved to the stack area before the BRK instruction is executed. After the interrupt, the flags change state as shown on the left.

[Description Example]

BRK

BSET		Set bit Bit SET	BSET
[Syntax] BSET (:format)	dest	G , S (Can be specified)	ction Code/Number of Cycles] Page=159
[Operation] dest ← 1			

• This instruction stores 1 in *dest*.

[Selectable dest]

dest								
bit,R0	bit,R1	bit,R2	bit,R3					
bit,A0	bit,A1	[A0]	[A1]					
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]					
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16					
e	bit,base:11[SB]]*1						

*1 This *dest* can only be selected when in S format.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	-	—			1	Ι		Ι

[Description Example]

•	
BSET	flag
BSET	4,Ram:8[SB]
BSET	16,Ram:16[SB]
BSET	[A0]

[Related Instructions] BCLR,BNOT,BNTST,BTST,BTSTC,BTSTS

BTST	Test bit Bit TeST	BTST
[Syntax]	[Instructio	on Code/Number of Cycles]
BTST (:format) src		Page=160
	G , S (Can be specified)	
[Operation] $Z \leftarrow \overline{src}$ $C \leftarrow src$		

• This instruction transfers inverted src to the Z flag and non-inverted src to the C flag.

[Selectable src]

src								
bit,R0	bit,R1	bit,R2	bit,R3					
bit,A0	bit,A1	[A0]	[A1]					
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]					
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16					
е	bit,base:11[SB]	1*1						

*1 This *src* can only be selected when in S format.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		I		_	l	0		0

Conditions

- Z : The flag is set when *src* is 0; otherwise cleared.
- C : The flag is set when *src* is 1; otherwise cleared.

[Description Example]

BTST	flag
BTST	4,Ram:8[SB]
BTST	16,Ram:16[SB]
BTST	[A0]

[Related Instructions] BCLR,BSET,BNOT,BNTST,BTSTC,BTSTS

dest

BTSTC

Test bit & clear Bit TeST & Clear

BTSTC

[Syntax] BTSTC [Instruction Code/Number of Cycles]

Page= 161

[Operation]

Ζ	←	dest
С	←	dest
dest	←	0

[Function]

• This instruction transfers inverted *dest* to the Z flag and non-inverted *dest* to the C flag. Then it stores 0 in *dest*.

[Selectable dest]

	d	est	
bit,R0	bit,R1	bit,R2	bit,R3
bit,A0	bit,A1	[A0]	[A1]
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16
е	bit,base:11[SB]		

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_			-		0		0

Conditions

- Z : The flag is set when *dest* is 0; otherwise cleared.
- C : The flag is set when *dest* is 1; otherwise cleared.

[Description Example]

BTSTC	flag
BTSTC	4,Ram
BTSTC	16,Ram:16[SB]
BTSTC	[A0]

[Related Instructions] BCLR,BSET,BNOT,BNTST,BTST,BTSTS

dest

BTSTS

Test bit & set Bit TeST & Set



[Syntax] BTSTS [Instruction Code/Number of Cycles]

Page=162

[Operation]

Z	+	dest
С	+	dest
dest	←	1

[Function]

• This instruction transfers inverted *dest* to the Z flag and non-inverted *dest* to the C flag. Then it stores 1 in *dest*.

[Selectable dest]

	d	est	
bit,R0	bit,R1	bit,R2	bit,R3
bit,A0	bit,A1	[A0]	[A1]
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16
e	bit,base:11[SB]	}	

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		Ι	Ι	-		0	Ι	0

Conditions

- Z : The flag is set when *dest* is 0; otherwise cleared.
- C : The flag is set when *dest* is 1; otherwise cleared.

[Description Example]

BTSTS	flag
BTSTS	4,Ram
BTSTS	16,Ram:16[SB]
BTSTS	[A0]

[Related Instructions] BCLR,BSET,BNOT,BNTST,BTST,BTSTC

BXOR

Exclusive OR bits Bit eXclusive OR carry flag

BXOR

[Syntax] BXOR src [Instruction Code/Number of Cycles]

Page=162

[Operation]

C ← src ∀ C

[Function]

• This instruction exclusive ORs the C flag and src together and stores the result in the C flag.

[Selectable src]

	:	SrC	
bit,R0	bit,R1	bit,R2	bit,R3
bit,A0	bit,A1	[A0]	[A1]
base:8[A0]	base:8[A1]	bit,base:8[SB]	bit,base:8[FB]
base:16[A0]	base:16[A1]	bit,base:16[SB]	bit,base:16
e			

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_		_	Ι	Ι	-	0

Conditions

C: The flag is set when the operation resulted in 1; otherwise cleared.

[Description Example]

BXOR	flag
BXOR	4,Ram
BXOR	16,Ram:16[SB]
BXOR	[A0]

[Related Instructions] BAND,BOR,BNAND,BNOR,BNXOR

CMP	Compare CoMPare	CMP
[Syntax]	[Instructi	on Code/Number of Cycles]
CMP.size (:format) src,dest		Page=163
	G, Q, S (Can be specified)	
	— В, W	
[Operation]		
dest – src		

- Each flag bit of the flag register varies depending on the result of subtraction of src from dest.
- If *dest* is an A0 or A1 when the size specifier (.size) you selected is (.B), *src* is zero-expanded to perform operation in 16 bits. If *src* is an A0 or A1, operation is performed on the 8 low-order bits of A0 or A1.

[Selectable src/dest]

(See the next page for *src/dest* classified by format.)

	src				dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3		
A0/A0*1	A1/A1 ^{*1}	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16		
dsp:20[A0]			#IMM	dsp:20[A0]					
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0			

*1 If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		l	0	—	0	0	_	0

Conditions

- O : The flag is set when a signed operation resulted in exceeding +32767 (.W) or -32768 (.W), or +127 (.B) or -128 (.B); otherwise cleared.
- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when an unsigned operation resulted in any value equal to or greater than 0; otherwise cleared.

[Description Example]

CMP.B:S	#10,R0L	
CMP.W:G	R0,A0	
CMP.W	#–3,R0	
CMP.B	#5,Ram:8[FB]	
CMP.B	A0,R0L	; A0's 8 low-order bits and R0L are compared.

[src/dest Classified by Format]

G format

src				dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0*1	A1/A1 ^{*1}	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM	dsp:20[A0]			SP/SP	
R2R0				R2R0				

*1 If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

Q format

src				dest				
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0				A0/A0	A1/A1	[A0]	[A1]	
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM ^{*2}	dsp:20[A0]			SP/SP	
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0		

*2 The range of values that can be taken on is $-8 \le \#IMM \le +7$.

S format^{*3}

src				dest				
ROL	ROH	dsp:8[SB]	dsp:8[FB]	R0L	R0H	dsp:8[SB]	dsp:8[FB]	
abs16	#IMM			abs16				
R0L ^{*4}	R0H ^{*4}	dsp:8[SB]	dsp:8[FB]	R0L ^{*4}	R0H*4	dsp:8[SB]	dsp:8[FB]	
abs16	#IMM			abs16	AO	A1		

*3 You can only specify (.B) for the size specifier (.size).

*4 You cannot choose the same register for *src* and *dest*.

DADC Decimal add with carry Decimal ADdition with Carry DADC [Syntax] [Instruction Code/Number of Cycles] DADC.size src,dest Page=167 B, W B, W

[Function]

• This instruction adds dest, src, and C flag together in decimal and stores the result in dest.

[Selectable src/dest]

	SI	rc		dest				
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0				A0/A0			[A1]	
dsp:8[A0]				dsp:8[A0]			dsp:8[FB]	
dsp:16[A0]				dsp:16[A0]			abs16	
dsp:20[A0]			#IMM	dsp:20[A0]				
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0		

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	-			—	0	0	—	0

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when the operation resulted in exceeding +9999 (.W) or +99 (.B); otherwise cleared.

[Description Example]

DADC.B #3,R0L DADC.W R1,R0

[Related Instructions] DADD,DSUB,DSBB

DADD Decimal add without carry Decimal ADDition DADD [Syntax] [Instruction Code/Number of Cycles] DADD.size src,dest Page=169 B, W B, W

[Function]

• This instruction adds dest and src together in decimal and stores the result in dest.

[Selectable src/dest]

	SI	rc		dest				
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0				A0/A0				
dsp:8[A0]				dsp:8[A0]				
dsp:16[A0]				dsp:16[A0]				
dsp:20[A0]			#IMM	dsp:20[A0]				
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0		

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change		Ι		—	0	0	Ι	0

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when the operation resulted in exceeding +9999 (.W) or +99 (.B); otherwise cleared.

[Description Example]

DADD.B #3,R0L DADD.W R1,R0

[Related Instructions] DADC,DSUB,DSBB

DEC	Decrement DECrement	DEC
[Syntax] DEC.size dest	— В,W	[Instruction Code/Number of Cycles] Page= 171
[Operation] dest ← dest – 1		

• This instruction decrements 1 from *dest* and stores the result in *dest*.

[Selectable dest]

dest					
R0L*1	R0H*1	dsp:8[SB] ^{*1}	dsp:8[FB]*1		
abs16 ^{*1}	A0*2	A1*2			

*1 You can only specify (.B) for the size specifier (.size).

*2 You can only specify (.W) for the size specifier (.size).

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change		I	l		0	0	Ι	l

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.

[Description Example]

DEC.W A0 DEC.B R0L

DIV	Signed divide DIVide	DIV
[Syntax]		[Instruction Code/Number of Cycles]
DIV.size src		Page=172
	——— В,W	
[Operation]		
If the size specifier (.size) is (.	В)	
R0L (quotient), R0H (r	emainder) ←R0÷src	
If the size specifier (.size) is (.'	W)	
R0 (quotient), R2 (rem	ainder) ←R2R0÷src	

- This instruction divides R2R0 (R0)^{*1} by signed *src* and stores the quotient in R0 (R0L)^{*1} and the remainder in R2 (R0H)^{*1}. The remainder has the same sign as the dividend. Shown in ()^{*1} are the registers that are operated on when you selected (.B) for the size specifier (.size).
- If *src* is an A0 or A1 when the size specifier (.size) you selected is (.B), operation is performed on the 8 low-order bits of A0 or A1.
- If you specify (.B) for the size specifier (.size), the O flag is set when the operation resulted in the quotient exceeding 8 bits or the divisor is 0. At this time, R0L and R0H are indeterminate.
- If you specify (.W) for the size specifier (.size), the O flag is set when the operation resulted in the quotient exceeding 16 bits or the divisor is 0. At this time, R0 and R2 are indeterminate.

[Selectable src]

src							
R0L/R0	R0H/R1	R1L/R2	R1H/R3				
A0/A0	A1/A1	[A0]	[A1]				
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]				
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16				
dsp:20[A0]			#IMM				
R2R0							

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	_	-	0	_	_		—	

Conditions

O: The flag is set when the operation resulted in the quotient exceeding 16 bits (.W) or 8 bits (.B) or the divisor is 0; otherwise cleared.

[Description Example]

DIV.B	A0
DIV.B	#4
DIV.W	R0

:A0's 8 low-order bits is the divisor.

[Related Instructions] DIVU,DIVX,MUL,MULU

DIVU

Unsigned divide DIVide Unsigned

B,W

DIVU

[Syntax]

DIVU.size src

[Instruction Code/Number of Cycles]

Page=173

[Operation]

If the size specifier (.size) is (.B) R0L (quotient), R0H (remainder) ←R0÷src If the size specifier (.size) is (.W) R0 (quotient), R2 (remainder) ←R2R0÷src

[Function]

- This instruction divides R2R0 (R0)^{*1} by unsigned *src* and stores the quotient in R0 (R0L)^{*1} and the remainder in R2 (R0H)^{*1}. Shown in ()^{*1} are the registers that are operated on when you selected (.B) for the size specifier (.size).
- If *src* is an A0 or A1 when the size specifier (.size) you selected is (.B), operation is performed on the 8 low-order bits of A0 or A1.
- If you specify (.B) for the size specifier (.size), the O flag is set when the operation resulted in the quotient exceeding 8 bits or the divisor is 0. At this time, R0L and R0H are indeterminate.
- If you specify (.W) for the size specifier (.size), the O flag is set when the operation resulted in the quotient exceeding 16 bits or the divisor is 0. At this time, R0 and R2 are indeterminate.

[Selectable src]

src							
R0L/R0	R0H/R1	R1L/R2	R1H/R3				
A0/A0	A1/A1	[A0]	[A1]				
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]				
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16				
dsp:20[A0]			#IMM				
R2R0	R3R1	A1A0					

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	_	—	0	—	_	_	_	—

Conditions

O: The flag is set when the operation resulted in the quotient exceeding 16 bits (.W) or 8 bits (.B) or the divisor is 0; otherwise cleared.

[Description Example]

DIVU.B	A0
DIVU.B	#4
DIVU.W	R0

;A0's 8 low-order bits is the divisor.

[Related Instructions] DIV,DIVX,MUL,MULU

src

DIVX

Singed divide
DIVide eXtension



Page=174

[Instruction Code/Number of Cycles]

[Syntax] DIVX.size

B,W

[Operation]

If the size specifier (.size) is (.B) R0L (quotient), R0H (remainder) ←R0÷src If the size specifier (.size) is (.W) R0 (quotient), R2 (remainder) ←R2R0÷src

[Function]

- This instruction divides R2R0 (R0)^{*1} by signed *src* and stores the quotient in R0 (R0L)^{*1} and the remainder in R2 (R0H)^{*1}. The remainder has the same sign as the divisor. Shown in ()^{*1} are the registers that are operated on when you selected (.B) for the size specifier (.size).
- If *src* is an A0 or A1 when the size specifier (.size) you selected is (.B), operation is performed on the 8 low-order bits of A0 or A1.
- If you specify (.B) for the size specifier (.size), the O flag is set when the operation resulted in the quotient exceeding 8 bits or the divisor is 0. At this time, R0L and R0H are indeterminate.
- If you specify (.W) for the size specifier (.size), the O flag is set when the operation resulted in the quotient exceeding 16 bits or the divisor is 0. At this time, R0 and R2 are indeterminate.

[Selectable src]

src							
R0L/R0	R0H/R1	R1L/R2	R1H/R3				
A0/A0	A1/A1	[A0]	[A1]				
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]				
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16				
dsp:20[A0]			#IMM				
R2R0							

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_	0	_		_	_	

Conditions

O: The flag is set when the operation resulted in the quotient exceeding 16 bits (.W) or 8 bits (.B) or the divisor is 0; otherwise cleared.

[Description Example]

DIVX.B	A0
DIVX.B	#4
DIVX.W	R0

;A0's 8 low-order bits is the divisor.

[Related Instructions] DIV,DIVU,MUL,MULU

DSBB	Decimal subtract with borrow Decimal SuBtract with Borrow	DSBB
[Syntax]	[Instruction	n Code/Number of Cycles]
DSBB.size src,dest	———— В,W	Page=175
[Operation] dest ← dest – src –	C	

• This instruction subtracts src and inverted C flag from dest in decimal and stores the result in dest.

[Selectable src/dest]

	SI	rc		dest				
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0				A0/A0			[A1]	
dsp:8[A0]				dsp:8[A0]			dsp:8[FB]	
dsp:16[A0]				dsp:16[A0]			abs16	
dsp:20[A0]			#IMM	dsp:20[A0]				
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0		

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	-		_	0	0		0

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when the operation resulted in any value equal to or greater than 0; otherwise cleared.

[Description Example]

DSBB.B #3,R0L DSBB.W R1,R0

[Related Instructions] DADC, DADD, DSUB

DSUB Decimal subtract without borrow DSUB [Syntax] [Instruction Code/Number of Cycles] DSUB.size src,dest Page= 177 B, W [Operation] dest ← dest - src src

[Function]

• This instruction subtracts src from dest in decimal and stores the result in dest.

[Selectable src/dest]

	SI	rc		dest				
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0				A0/A0			[A1]	
dsp:8[A0]				dsp:8[A0]			dsp:8[FB]	
dsp:16[A0]				dsp:16[A0]			abs16	
dsp:20[A0]			#IMM	dsp:20[A0]				
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0		

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_	_	_	—	0	0	—	0

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when the operation resulted in any value equal to or greater than 0; otherwise cleared.

[Description Example]

DSUB.B #3,R0L DSUB.W R1,R0

[Related Instructions] DADC, DADD, DSBB

ENTER

[Syntax] ENTER src Build stack frame



[Instruction Code/Number of Cycles]

Page=179

[Operation]


+	SP	-	2
←	FB		
+	SP		
←	SP	_	src
	← ←	← FB ← SP	← FB ← SP

[Function]

- This instruction generates a stack frame. *src* represents the size of the stack frame.
- The diagrams below show the stack area status before and after the ENTER instruction is executed at the beginning of a called subroutine.

Before instruction execution

After instruction execution



[Selectable src]

	src	
#IMM8		

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	—	_	_		_	l	-	_

[Description Example] ENTER #3

[Related Instructions] EXITD

EXITD

[Syntax]

EXITD

Deallocate stack frame

EXIT and Deallocate stack frame



[Instruction Code/Number of Cycles]


Page=180

[Operation]

SP	←	FB	
FB	←	M(SP)	
SP	←	SP +	2
PCML	←	M(SP)	
SP	←	SP +	2
РСн	←	M(SP)	
SP	←	SP +	1

[Function]

- This instruction deallocates the stack frame and exits from the subroutine.
- Use this instruction in combination with the ENTER instruction.
- The diagrams below show the stack area status before and after the EXITD instruction is executed at the end of a subroutine in which an ENTER instruction was executed.



[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—	_	I	—	—	_		-

[Description Example]

EXITD

EXTS

Extend sign
EXTend Sign

B,W

EXTS

[Syntax] EXTS.size dest [Instruction Code/Number of Cycles]

Page=180

[Operation]

dest - EXT(dest)

[Function]

- This instruction sign extends *dest* and stores the result in *dest*.
- If you selected (.B) for the size specifier (.size), dest is sign extended to 16 bits.
- If you selected (.W) for the size specifier (.size), R0 is sign extended to 32 bits. In this case, R2 is used for the upper bytes.

[Selectable dest]

	dest								
R0L/R0	R0H/R1	R1L/R2	R1H/R3						
A0/A0		[A0]	[A1]						
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]						
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16						
dsp:20[A0]									
R2R0	R3R1	A1A0							

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—		Ι		0	0		Ι

Conditions

- S : If you selected (.B) for the size specifier (.size), the flag is set when the operation resulted in MSB = 1; otherwise cleared. The flag does not change if you selected (.W) for the size specifier (.size).
- Z : If you selected (.B) for the size specifier (.size), the flag is set when the operation resulted in 0; otherwise cleared. The flag does not change if you selected (.W) for the size specifier (.size).

[Description Example]

EXTS.B	R0L
EXTS.W	R0

FCLR

[Syntax] FCLR dest Clear flag register bit Flag register CLeaR



[Instruction Code/Number of Cycles]

Page= 181

[Operation]

dest 🔶 0

[Function]

• This instruction stores 0 in *dest*.

[Selectable dest]

				dest			
С	D	Z	S	В	0	I	U

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	*1	*1	*1	*1	*1	*1	*1	*1

*1 The selected flag is cleared to 0.

[Description Example]

FCLR I FCLR S

[Related Instructions] FSET

FSET

[Syntax] FSET dest Set flag register bit Flag register SET



[Instruction Code/Number of Cycles]

Page=182

[Operation]

dest 🔶 1

[Function]

• This instruction stores 1 in *dest*.

[Selectable dest]

				dest			
С	D	Z	S	В	0	Ι	U

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	*1	*1	*1	*1	*1	*1	*1	*1

*1 The selected flag is set (= 1).

[Description Example]

FSET I FSET S

[Related Instructions] FCLR

INC		Increment INCrement	INC
[Syntax] INC.size	dest	—— B,W	[Instruction Code/Number of Cycles] Page=182
[Operation] dest ← dest	+ 1		

• This instruction adds 1 to *dest* and stores the result in *dest*.

[Selectable dest]

dest							
R0L ^{*1}	R0H ^{*1}	dsp:8[SB] ^{*1}	dsp:8[FB]*1				
abs16 ^{*1}	A0*2	A1*2					

*1 You can only specify (.B) for the size specifier (.size).

*2 You can only specify (.W) for the size specifier (.size).

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	Ι	Ι	Ι	—	0	0		-

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.

[Description Example]

INC.W A0 INC.B R0L

[Related Instructions] DEC

src

INT

Interrupt by INT instruction INTerrupt

INT

[Syntax]

INT

[Instruction Code/Number of Cycles]

Page=183

[Operation]

SP ←	SP – 2
M(SP) 🔶	(PC + 2)н, FLG
SP ←	SP – 2
M(SP) 🔶	(PC + 2)ML
PC ←	M(IntBase + src $ imes$ 4)

[Function]

- This instruction generates a software interrupt specified by *src. src* represents a software interrupt number.
- If src is 31 or smaller, the U flag is cleared to 0 and the interrupt stack pointer (ISP) is used.
- If src is 32 or larger, the stack pointer indicated by the U flag is used.
- The interrupts generated by the INT instruction are nonmaskable interrupts.

[Selectable src]

	src	
#IMM*1*2		

*1 #IMM denotes a software interrupt number.

*2 The range of values that can be taken on is $0 \le \#IMM \le 63$.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	0	0			—	—	0	_

*3 The flags are saved to the stack area before the INT instruction is executed. After the interrupt, the flags change state as shown on the left.

Conditions

- U : The flag is cleared if the software interrupt number is 31 or smaller. The flag does not change if the software interrupt number is 32 or larger.
- I : The flag is cleared.
- D : The flag is cleared.

[Description Example]

INT #0

INTO

Interrupt on overflow INTerrupt on Overflow

INTO

[Syntax] INTO

[Instruction Code/Number of Cycles]

Page= 184

[Operation]

SP	←	SP – 2
M(SP)	←	(PC + 1)H, FLG
SP	←	SP – 2
M(SP)	←	(PC + 1)ML
PC	←	M(FFFE016)

[Function]

- If the O flag is 1, this instruction generates an overflow interrupt. If the flag is 0, the next instruction is executed.
- The overflow interrupt is a nonmaskable interrupt.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С	*1
Change	0	0	—	—	—	—	0	-	

Conditions

- U: The flag is cleared.
- I : The flag is cleared.
- D : The flag is cleared.

[Description Example]

INTO

The flags are saved to the stack area before the INTO instruction is executed. After the interrupt, the flags change state as shown on the left.

JCnd

Jump on condition
Jump on Condition

JCnd

[Syntax] J*Cnd* label

[Instruction Code/Number of Cycles]

Page=184

[Operation]

if true then jump label

[Function]

- This instruction causes program flow to branch off after checking the execution result of the preceding instruction against the following condition. If the condition indicated by *Cnd* is true, control jumps to **label**. If false, the next instruction is executed.
- The following conditions can be used for Cnd:

Cnd		Condition	Expression	Cnd		Condition	Expression
GEU/C	C=1	Equal to or greater than		LTU/NC	C=0	Smaller than	>
		C flag is 1.				C flag is 0.	
EQ/Z	Z=1	Equal to	=	NE/NZ	Z=0	Not equal	≠
		Z flag is 1.				Z flag is 0.	
GTU	C∧Z=1	Greater than	<	LEU	C∧Z=0	Equal to or smaller than	≧
PZ	S=0	Positive or zero	0≦	N	S=1	Negative	0>
GE	SYO=0	Equal to or greater than	≦	LE	(S∀0)∨Z=1	Equal to or smaller than	≧
		(signed value)				(signed value)	
GT	(S∀O)∨Z=0	Greater than (signed value)	<	LT	S∀0=1	Smaller than (signed value)	>
0	O=1	O flag is 1.		NO	O=0	O flag is 0.	

[Selectable label]

label	Cnd
$PC^{1}-127 \leq label \leq PC^{1}+128$	GEU/C,GTU,EQ/Z,N,LTU/NC,LEU,NE/NZ,PZ
$PC^{*1}-126 \leq label \leq PC^{*1}+129$	LE,O,GE,GT,NO,LT

*1 PC indicates the start address of the instruction.

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	—	—	_	-			_	

[Description Example]

JEQ label JNE label

[Related Instructions] BMCnd

Unconditional jump JuMP JMP [Syntax] [Instruction Code/Number of Cycles] JMP(.length) label Page= 185 S, B, W, A (Can be specified)

[Operation]

PC - label

[Function]

• This instruction causes control to jump to label.

[Selectable label]

.length	label
.S	$PC^{*1}+2 \leq label \leq PC^{*1}+9$
.B	$PC^{1}-127 \leq label \leq PC^{1}+128$
.W	$PC^{-1}-32767 \leq label \leq PC^{-1}+32768$
.A	abs20

*1 The PC indicates the start address of the instruction.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	-	—					—	Ι

[Description Example]

JMP label

	mp indirect JMPI
[Syntax]	[Instruction Code/Number of Cycles]
JMPI.length src W ,	Page=187
[Operation] When jump distance specifier (.length) is (.W) PC ← PC ± src	When jump distance specifier (.length) is (.A) PC ← src
[Eurotion]	

- This instruction causes control to jump to the address indicated by *src*. If *src* is memory, specify the address at which the low-order address is stored.
- If you selected (.W) for the jump distance specifier (.length), control jumps to the start address of the instruction plus the address indicated by *src* (added including the sign bits). If *src* is memory, the required memory capacity is 2 bytes.
- If *src* is memory when you selected (.A) for the jump distance specifier (.length), the required memory capacity is 3 bytes.

[Selectable src]

If you selected (.W) for the jump distance specifier (.length)

src									
ROL/RO	R0H/R1	R1L/R2	R1H/R3						
A0/A0	A1/A1	[A0]	[A1]						
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]						
dsp:16[A0]		dsp:16[SB]	abs16						
dsp:20[A0]	dsp:20[A1]								
R2R0	R3R1	A1A0							

If you selected (.A) for the jump distance specifier (.length)

src									
ROL/RO	R0H/R1	R1L/R2	R1H/R3						
A0/A0		[A0]	[A1]						
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]						
dsp:16[A0]		dsp:16[SB]	abs16						
dsp:20[A0]	dsp:20[A1]								
R2R0	R3R1	A1A0							

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change		_		Ι	_		_	

[Description Example]

JMPI.A A1A0 JMPI.W R0

JMPS

Jump to special page

JMPS

[Syntax] JMPS src

[Instruction Code/Number of Cycles]

Page=188

[Operation]

PCH \leftarrow 0F16 PCML \leftarrow M(FFFFE16 - src \times 2)

[Function]

- This instruction causes control to jump to the address set in each table of the special page vector table plus F000016. The area across which control can jump is from address F000016 to address FFFFF16.
- The special page vector table is allocated to an area from address FFE0016 to address FFFDA16.
- *src* represents a special page number. The special page number is 255 for address FFE0016, and 18 for address FFFDA16.

[Selectable src]

	src	
#IMM*1*2		

- *1 #IMM denotes a special page number.
- *2 The range of values that can be taken on is $18 \le \#IMM \le 255$.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_	Ι	_	l	1	1		Ι

[Description Example]

JMPS #20

[Related Instructions] JMP,JMPI

JSR			Subroutine call np SubRoutine	JSR
[Syntax] JSR(.length	n) labe	.I	[Instruct	ion Code/Number of Cycles] Page=189
	-		W, A (Can be specified)	
[Operation]				
SP	←	SP – 1		
M(SP)	←	(PC + n)н		
SP	←	SP – 2		
M(SP)	←	(PC + n)ML		
PC	←	label		
*1 n deno	tes the	number of instruction by	es.	

• This instruction causes control to jump to a subroutine indicated by label.

[Selectable label]

.length	label
.W	$PC^{1}-32767 \leq label \leq PC^{1}+32768$
.A	abs20

*1 The PC indicates the start address of the instruction.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	l	I	_	l	_		I	

[Description Example]

JSR.W func JSR.A func

[Related Instructions] JSRI, JSRS

JSRI

Indirect subroutine call
Jump SubRoutine Indirect

JSRI

Page=190

[Syntax]

JSRI.length src

W,A

[Operation]

When jump distance specifier (.length) is (.W) SP SP 1 (PC M(SP) + n)H SP SP 2 M(SP) (PC + n)ML PC PC \pm src

When jump distance specifier (.length) is (.A) $SP \leftarrow SP - 1$ $M(SP) \leftarrow (PC + n)H$ $SP \leftarrow SP - 2$

[Instruction Code/Number of Cycles]

 $SP \leftarrow SP - 2$ $M(SP) \leftarrow (PC + n)H$ $PC \leftarrow src$

*1 n denotes the number of instruction bytes.

[Function]

- This instruction causes control to jump to a subroutine at the address indicated by *src*. If *src* is memory, specify the address at which the low-order address is stored.
- If you selected (.W) for the jump distance specifier (.length), control jumps to a subroutine at the start address of the instruction plus the address indicated by *src* (added including the sign bits). If *src* is memory, the required memory capacity is 2 bytes.
- If *src* is memory when you selected (.A) for the jump distance specifier (.length), the required memory capacity is 3 bytes.

[Selectable src]

If you selected (.W) for the jump distance specifier (.length)

	SI	SrC											
ROL/RO	R0H/R1	R1L/R2	R1H/R3										
A0/A0	A1/A1	[A0]	[A1]										
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]										
dsp:16[A0]		dsp:16[SB]	abs16										
dsp:20[A0]	dsp:20[A1]												
R2R0	R3R1	A1A0											

If you selected (.A) for the jump distance specifier (.length)

	SI	rC	
ROL/RO	R0H/R1	R1L/R2	R1H/R3
A0/A0		[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]		dsp:16[SB]	abs16
dsp:20[A0]	dsp:20[A1]		
R2R0	R3R1	A1A0	

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_	_	-	-		I	-	I

[Description Example]

JSRI.A A1A0 JSRI.W R0

[Related Instructions] JSR,JSRS

JSRS

Special page subroutine call
Jump SubRoutine Special page

JSRS

[Syntax] JSRS src

[Instruction Code/Number of Cycles]

Page= 191

[Operation]

SP	←	SP – 1
M(SP)	←	(PC + 2)H
SP	←	SP – 2
M(SP)	←	(PC + 2)ML
РСн	←	0F16
PCML	←	M(FFFFE16-src $ imes$ 2)

[Function]

- This instruction causes control to jump to a subroutine at the address set in each table of the special page vector table plus F000016. The area across which program flow can jump to a subroutine is from address F000016 to address FFFF16.
- The special page vector table is allocated to an area from address FFE0016 to address FFFDA16.
- *src* represents a special page number. The special page number is 255 for address FFE0016, and 18 for address FFFDA16.

[Selectable src]

	src	
#IMM ^{*1*2}		

*1 #IMM denotes a special page number.

*2 The range of values that can be taken on is $18 \le \#IMM \le 255$.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—			—	_	-	Ι	Ι

[Description Example]

JSRS #18

LDC

Transfer to control register LoaD Control register

LDC

[Syntax] LDC src,dest [Instruction Code/Number of Cycles]

Page=191

[Operation]

dest - src

[Function]

- This instruction transfers *src* to the control register indicated by *dest*. If *src* is memory, the required memory capacity is 2 bytes.
- If the destination is INTBL or INTBH, make sure that bytes are transferred in succession.
- No interrupt requests are accepted immediately after this instruction.

[Selectable src/dest]

	SI	r c				dest	
ROL/RO	R0H/R1	R1L/R2	R1H/R3	FB	SB	SP ^{*1}	ISP
A0/A0	A1/A1	[A0]	[A1]	FLG	INTBH	INTBL	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]				
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16				
dsp:20[A0]			#IMM				
R2R0	R3R1	A1A0					

*1 Operation is performed on the stack pointer indicated by the U flag.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С	
Change	*2	*2	*2	*2	*2	*2	*2	*2	*2

2 The flag changes only when *dest* is FLG.

[Description Example]

LDC R0,SB LDC A0,FB

[Related Instructions] POPC,PUSHC,STC,LDINTB

LDCTX

Restore context LoaD ConTeXt

LDCTX

[Instruction Code/Number of Cycles]


Page=192

[Syntax] LDCTX


abs16,abs20

[Function]

- This instruction restores task context from the stack area.
- Set the RAM address that contains the task number in abs16 and the start address of table data in abs20.
- The required register information is specified from table data by the task number and the data in the stack area is transferred to each register according to the specified register information. Then the SP correction value is added to the stack pointer (SP). For this SP correction value, set the number of bytes you want to the transferred.
- Information on transferred registers is configured as shown below. Logic 1 indicates a register to be transferred and logic 0 indicates a register that is not transferred.



• The table data is comprised as shown below. The address indicated by abs20 is the base address of the table. The data stored at an address apart from the base address as much as twice the content of abs16 indicates register information, and the next address contains the stack pointer correction value.




[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—			_	l	-	Ι	

[Description Example]

LDCTX Ram,Rom_TBL

[Related Instructions] STCTX



- This instruction transfers src from extended area to dest.
- If *dest* is an A0 or A1 when the size specifier (.size) you selected is (.B), *src* is zero-expanded to transfer data in 16 bits.

[Selectable src/dest]

src				dest				
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0				A0/A0	A1/A1	[A0]	[A1]	
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]		abs20		dsp:20[A0]				
R2R0	R3R1	A1A0	[A1A0]	R2R0	R3R1	A1A0		

[Flag Change]

Flag	U	0	В	S	Ζ	D	С
Change	-		_	0	0	_	l

Conditions

- S : The flag is set when the transfer resulted in MSB of *dest* = 1; otherwise cleared.
- Z : The flag is set when the transfer resulted in *dest* = 0; otherwise cleared.

[Description Example]

LDE.W	[A1A0],R0				
LDE.B	Rom_TBL,A0				

[Related Instructions] STE,MOV,XCHG

LDINTB

[Syntax] LDINTB src Transfer to INTB register LoaD INTB register

LDINTB

[Instruction Code/Number of Cycles]

Page=194

[Operation] INTBHL ← src

[Function]

- This instruction transfers src to INTB.
- The LDINTB instruction is a macro-instruction consisting of the following:

LDC	#IMM, INTBH
LDC	#IMM, INTBL

[Selectable src]

src	
#IMM20	

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	—		l		_	—	Ι	Ι

[Description Example]

LDINTB #0F0000H

[Related Instructions] LDC,STC,PUSHC,POPC

LDIPL

[Syntax] LDIPL src Set interrupt enable level
LoaD Interrupt Permission Level



[Instruction Code/Number of Cycles]

Page=195

[Operation]

IPL ← src

[Function]

• This instruction transfers src to IPL.

[Selectable src]


	src	
#IMM ^{*1}		

*1 The range of values that can be taken on is $0 \le \#IMM \le 7$

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		_			-			-

[Description Example] LDIPL #2



- This instruction transfers src to dest.
- If *dest* is an A0 or A1 when the size specifier (.size) you selected is (.B), *src* is zero-expanded to transfer data in 16 bits. If *src* is an A0 or A1, data is transferred from the 8 low-order bits of A0 or A1.

[Selectable	src/dest]	dest] (See the next page for <i>src/dest</i> classified by format.)							
	src				d	est			
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3		
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16		
dsp:20[A0]			#IMM ^{*2}	dsp:20[A0]					
R2R0			dsp:8[SP]*3	R2R0			dsp:8[SP]*2*3		

*1 If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

*2 If src is #IMM, you cannot choose dsp:8 [SP] for dest.

*3 Operation is performed on the stack pointer indicated by the U flag. You cannot choose dsp:8 [SP] for *src* and *dest* simultaneously.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	Ι	_		—	0	0	Ι	

Conditions

- S : The flag is set when the transfer resulted in MSB of *dest* = 1; otherwise cleared.
- Z : The flag is set when the transfer resulted in 0; otherwise cleared.

[Description Example]

MOV.B:S #0ABH,R0L MOV.W #–1,R2

[Related Instructions] LDE,STE,XCHG

[src/dest Classified by Format]

G format

	src				de	est	
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM ^{*2}	dsp:20[A0]			
R2R0	R3R1	A1A0	dsp:8[SP] ^{*3}	R2R0	R3R1	A1A0	dsp:8[SP]*2*3

*1 If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

*2 If src is #IMM, you cannot choose dsp:8 [SP] for dest.

*3 Operation is performed on the stack pointer indicated by the U flag. You cannot choose dsp:8 [SP] for *src* and *dest* simultaneously.

Q format

	src			dest			
ROL/RO	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0				A0/A0	A1/A1	[A0]	[A1]
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM ^{*4}	dsp:20[A0]			
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0	

*4 The range of values that can be taken on is $-8 \le \#IMM \le +7$.

S format

	src					dest	
R0L*5*6*7	R0H*5*6*8	dsp:8[SB] ^{∗₅}	dsp:8[FB]*5	R0L*5*6	R0H*5*6		
abs16 ^{*5}				abs16	A0*5*8	A1 ^{*5*7}	
R0L*5*6	R0H*5*6	dsp:8[SB]	dsp:8[FB]	R0L*5*6	R0H*5*6	dsp:8[SB] ^{*₅}	dsp:8[FB]*5
abs16				abs16*5			
ROL	ROH	dsp:8[SB]	dsp:8[FB]	R0L ^{*₅}	R0H ^{*5}	dsp:8[SB] ^{*₅}	dsp:8[FB]*5
abs16	#IMM ^{*9}			abs16⁵⁵	A0*9	A1*9	

*5 You can only specify (.B) for the size specifier (.size).

*6 You cannot choose the same register for *src* and *dest*.

*7 If *src* is R0L, you can only choose A1 for *dest* as the address register.

*8 If *src* is R0H, you can only choose A0 for *dest* as the address register.

*9 You can specify (.B) and (.W) for the size specifier (.size).

Z format

	src					dest	
ROL	ROH	dsp:8[SB]	dsp:8[FB]	R0L	R0H	dsp:8[SB]	dsp:8[FB]
abs16	#0			abs16	AO	A1	

MOVA

[Syntax] MOVA src,dest Transfer effective address MOVe effective Address



[Instruction Code/Number of Cycles]

Page=202

[Operation]

dest - EVA(src)

[Function]

• This instruction transfers the affective address of *src* to *dest*.

[Selectable src/dest]

	SI	°C		dest			
ROL/RO	R0H/R1	R1L/R2	R1H/R3	ROL/RO	R0H/R1	R1L/R2	R1H/R3
A0/A0				A0/A0	A1/A1		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]			
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]			
dsp:20[A0]				dsp:20[A0]			
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0	

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		—	Ι	—				I

[Description Example]

MOVA Ram:16[SB],A0

MOV*Dir*

[Syntax] MOV*Dir* Transfer 4-bit data MOVe nibble



[Instruction Code/Number of Cycles]

Page=203

[Operation]

Dir	Operation				
НН	H4:dest	Ŧ	H4:src		
HL	L4:dest	+	H4:src		
LH	H4:dest	←	L4:src		
LL	L4:dest	+	L4:src		

src,dest

[Function]

• Be sure to choose R0L for either *src* or *dest*.

Dir	Function
НН	Transfers src's 4 high-order bits to dest's 4 high-order bits.
HL	Transfers src's 4 high-order bits to dest's 4 low-order bits.
LH	Transfers src's 4 low-order bits to dest's 4 high-order bits.
LL	Transfers src's 4 low-order bits to dest's 4 low-order bits.

[Selectable src/dest]

	src				dest			
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R4	R1L/R2	R1H/ R3	
A0/A0				A0/A0		[A0]	[A1]	
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]				dsp:20[A0]				
R2R0				R2R0				
R0L/R0	R0H/R4	R1L/ R2	R1H/ R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0		[A0]	[A1]	A0/A0				
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]				
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]				
dsp:20[A0]				dsp:20[A0]				
R2R0				R2R0				

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	—	_	_	_	Ι	Ι	Ι	

[Description Example]

MOVHH	R0L,[A0]
MOVHL	R0L,[A0]

dest \leftarrow dest \times src

MUL		Signed multiply MULtiple	MUL
[Syntax] MUL.size	src,dest	— В, W	[Instruction Code/Number of Cycles] Page=205
[Operation]			

[Function]

- This instruction multiplies *src* and *dest* together including the sign bits and stores the result in *dest*.
- If you selected (.B) for the size specifier (.size), *src* and *dest* both are operated on in 8 bits and the result is stored in 16 bits. If you specified an A0 or A1 for either *src* or *dest*, operation is performed on the 8 low-order bits of A0 or A1.
- If you selected (.W) for the size specifier (.size), *src* and *dest* both are operated on in 16 bits and the result is stored in 32 bits. If you specified R0, R1, or A0 for *dest*, the result is stored in R2R0, R3R1, or A1A0 accordingly.

[Selectable src/dest]

	SIC				dest			
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/ R2	R1H/R3	
A0/A0*1	A1/A1 ^{*1}	[A0]	[A1]	A0/A0*1		[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM	dsp:20[A0]				
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0		

*1 If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	Ι	-	_		—	-		Ι

[Description Example]

MUL.B	A0,R0L
MUL.W	#3,R0
MUL.B	R0L,R1L
MUL.W	A0,Ram

; R0L and A0's 8 low-order bits are multiplied.

[Related Instructions] DIV,DIVU,DIVX,MULU

MULU

Unsigned multiply MULtiple Unsigned

B,W

MULU

[Syntax] MULU.size src.dest [Instruction Code/Number of Cycles]

Page=207

[Operation]

dest \leftarrow dest \times src

[Function]

- This instruction multiplies src and dest together not including the sign bits and stores the result in dest.
- If you selected (.B) for the size specifier (.size), *src* and *dest* both are operated on in 8 bits and the result is stored in 16 bits. If you specified an A0 or A1 for either *src* or *dest*, operation is performed on the 8 low-order bits of A0 or A1.
- If you selected (.W) for the size specifier (.size), *src* and *dest* both are operated on in 16 bits and the result is stored in 32 bits. If you specified R0, R1, or A0 for *dest*, the result is stored in R2R0, R3R1, or A1A0 accordingly.

[Selectable src/dest]

	src				dest			
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/ R2	R1H/R3	
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1		[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM	dsp:20[A0]				
R2R0				R2R0				

*1 If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	Ι	Ι	-	—		-	-	

[Description Example]

MULU.B	A0,R0L
MULU.W	#3,R0
MULU.B	R0L,R1L
MULU.W	A0,Ram

; R0L and A0's 8 low-order bits are multiplied.

[Related Instructions] DIV,DIVU,DIVX,MUL

NEG		Two's complement NEGate	NEG
[Syntax] NEG.size	dest	— В, W	[Instruction Code/Number of Cycles] Page=209
[Operation] dest ← 0	– dest		

• This instruction takes the 2's complement of *dest* and stores the result in *dest*.

[Selectable dest]

dest							
R0L/R0	R0H/R1	R1L/R2	R1H/R3				
A0/ A0	A1/A1	[A0]	[A1]				
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]				
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16				
dsp:20[A0]							
R2R0	R3R1	A1A0					

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		I	0	I	0	0		0

Conditions

- O : The flag is set when *dest* before the operation is -128 (.B) or -32768 (.W); otherwise cleared.
- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when the operation resulted in 0; otherwise cleared.

[Description Example]

NEG.B R0L NEG.W A1

[Related Instructions] NOT

NOP

[Syntax] NOP No operation
No OPeration

NOP

[Instruction Code/Number of Cycles] Page=209

[Operation]

PC ← PC + 1


[Function]

• This instruction adds 1 to PC.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	—	Ι		Ι	I	Ι	

[Description Example] NOP



• This instruction inverts *dest* and stores the result in *dest*.

[Selectable dest]

	dest										
R0L*1/R0	R0H*1/R1	R1L/R2	R1H/R3								
A0/ A0	A1/A1	[A0]	[A1]								
dsp:8[A0]	dsp:8[A1]	dsp:8[SB] ^{*1}	dsp:8[FB]*1								
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16 ^{*1}								
dsp:20[A0]											
R2R0	R3R1	A1A0									

*1 Can be selected in G and S formats. In other cases, *dest* can be selected in G format.

[Flag Change]

Flag	U	0	В	S	Ζ	D	С
Change	_	1	_	0	0		-


Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.

[Description Example]

NOT.B R0L NOT.W A1

[Related Instructions] NEG



- This instruction logically ORs *dest* and *src* together and stores the result in *dest*.
- If *dest* is an A0 or A1 when the size specifier (.size) you selected is (.B), *src* is zero-expanded to perform operation in 16 bits. If *src* is an A0 or A1, operation is performed on the 8 low-order bits of A0 or A1.

(See the next page for *src/dest* classified by format.)

	src				de	est	
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0*1	A1/A1 ^{*1}	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM	dsp:20[A0]			
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0	

*1 If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change					0	0		

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.

[Description Example]

OR.B	Ram:8[SB],R0L
OR.B:G	A0,R0L
OR.B:G	R0L,A0
OR.B:S	#3,R0L

- ; A0's 8 low-order bits and R0L are ORed.
- ; R0L is zero-expanded and ORed with A0.

[Related Instructions] AND,XOR,TST

[src/dest Classified by Format]

G format

	src			dest			
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM	dsp:20[A0]			SP/SP
R2R0				R2R0			

*1 If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

S format^{*2}

		src				dest	
ROL	ROH	dsp:8[SB]	dsp:8[FB]	R0L	R0H	dsp:8[SB]	dsp:8[FB]
abs16	#IMM			abs16			
R0L ^{*3}	R0H ^{*3}	dsp:8[SB]	dsp:8[FB]	R0L ^{*3}	R0H*3	dsp:8[SB]	dsp:8[FB]
abs16	#IMM			abs16	AO	A1	

*2 You can only specify (.B) for the size specifier (.size).

*3 You cannot choose the same register for *src* and *dest*.

POP	Restore register/memory POP	POP
[Syntax]	[Instruction Co	ode/Number of Cycles]
POP.size (:format) dest		Page=213
	G, S (Can be specified)	
	— В, W	
[Operation]		
If the size specifier (.size) is (.B)	If the size specifier (.size) is (.W)	
dest 🔶 M(SP)	dest 🔶 M(SP)	
SP ← SP + 1	SP ← SP + 2	

• This instruction restores *dest* from the stack area.

[Selectable dest]

	dest										
R0L*1/R0	R0H*1/R1	R1L/R2	R1H/R3								
A0/ A0 ^{*1}	A1/A1*1	[A0]	[A1]								
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]								
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16								
dsp:20[A0]											
R2R0	R3R1	A1A0									

*1 Can be selected in G and S formats.

In other cases, dest can be selected in G format.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change			Ι	_	—	—	Ι	-

[Description Example]

POP.B R0L POP.W A0

[Related Instructions] PUSH,POPM,PUSHM

POPC

Restore control register POP Control register POPC

[Syntax] POPC [Instruction Code/Number of Cycles]

Page=215

[Operation]

dest	←	M(SP))
SP ^{*1}	←	SP -	+ 2

dest

*1 When *dest* is SP or when the U flag = "0" and *dest* is ISP, the value 2 is not added to SP.

[Function]

- This instruction restores from the stack area to the control register indicated by dest.
- When restoring the interrupt table register, always be sure to restore INTBH and INTBL in succession.
- No interrupt requests are accepted immediately after this instruction.

[Selectable dest]

			dest				
FB SB SP ^{*2} ISP FLG INTBH INTBL	INTBL	INTBH	FLG	ISP	SP ^{*2}	SB	FB

*2 Operation is performed on the stack pointer indicated by the U flag.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	*3	*3	*3	*3	*3	*3	*3	*3

*3 The flag changes only when *dest* is FLG.

[Description Example]

POPC SB

[Related Instructions] PUSHC,LDC,STC,LDINTB

POPM

Restore multiple registers POP Multiple POPM

[Syntax] POPM [Instruction Code/Number of Cycles]

Page=215

[Operation]

 $\begin{array}{rrrr} \text{dest} & \leftarrow & \text{M(SP)} \\ \text{SP} & \leftarrow & \text{SP} & + & \text{N}^{\text{s}1} & \times & 2 \end{array}$

dest

*1 Number of registers to be restored

[Function]

- This instruction restores the registers selected by dest collectively from the stack area.
- Registers are restored from the stack area in the following order:

FB SB A1 A0 R3 R2 R1	R0	R0	R1	R2	R3	A0	A1	SB	FB	
----------------------	----	----	----	----	----	----	----	----	----	--

Restored sequentially beginning with R0

[Selectable dest]

						des	t*2	
R0	R	1	R2	R3	A0	A1	SB	FB

*2 You can choose multiple *dest*.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change			l	l	I	I		Ι

[Description Example]

POPM R0,R1,A0,SB,FB

[Related Instructions] POP,PUSH,PUSHM

PUSH	Save register/memory/immediate data PUSH PUSH PUSH
[Syntax]	[Instruction Code/Number of Cycles]
PUSH.size (:format) sre	c Page=216
	G, S (Can be specified)
	——— В, W
[Operation]	
If the size specifier (.size) is (.B) If the size specifier (.size) is (.W)
SP ← SP – 1	SP 🗲 SP – 2
M(SP) ← src	M(SP) ← src

• This instruction saves *src* to the stack area.

[Selectable src]

	SI	rc	
R0L*1/R0	R0H*1/R1	R1L/R2	R1H/R3
A0/A0*1	A1/A1*1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM
R2R0	R3R1	A1A0	

*1 Can be selected in G and S formats.

In other cases, dest can be selected in G format.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	-			I		_	—	_

[Description Example]

PUSH.B #5 PUSH.W #100H PUSH.B ROL PUSH.W A0

[Related Instructions] POP,POPM,PUSHM

PUSHA

Save effective address
PUSH effective Address

PUSHA

[Syntax] PUSHA [Instruction Code/Number of Cycles]

Page=218

[Operation]

SP	←	SP – 2
M(SP)	←	EVA(src)

src

[Function]

• This instruction saves the effective address of *src* to the stack area.

[Selectable src]

	S	rc	
ROL/RO	R0H/R1	R1L/R2	R1H/R3
A0/A0			[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
d sp:20[A0]			
R2R0	R3R1	A1A0	

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_	_	I	I	Ι	_	_	_

[Description Example]

PUSHA	Ram:8[FB]
PUSHA	Ram:16[SB]

[Related Instructions] MOVA

PUSHC

Save control register PUSH Control register

PUSHC

[Syntax] PUSHC [Instruction Code/Number of Cycles]

Page=218

[Operation]

 $\begin{array}{rcl} SP & \leftarrow & SP & - & 2 \\ M(SP) & \leftarrow & src^{1} \end{array}$

src

*1 When *src* is SP or when the U flag = "0" and *src* is ISP, the SP before being subtracted by 2 is saved.

[Function]

• This instruction saves the control register indicated by *src* to the stack area.

[Selectable src]

				src	
FB SB SP ^{*2} ISP FLG INTBH INTBL	FB	SB	SP*2 ISP	FLG INTBH	INTBL

*2 Operation is performed on the stack pointer indicated by the U flag.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	-		Ι	Ι	Ι	Ι	Ι

[Description Example]

PUSHC SB

[Related Instructions] POPC,LDC,STC,LDINTB

PUSHM

Save multiple registers PUSH Multiple

PUSHM

[Syntax] PUSHM

[Instruction Code/Number of Cycles]

Page=219

[Operation]

 $SP \leftarrow SP - N^{\cdot 1} \times 2$ M(SP) \leftarrow src

src

*1 Number of registers saved.

[Function]

- This instruction saves the registers selected by *src* collectively to the stack area.
- The registers are saved to the stack area in the following order:

R0 R1 R2 R3 A0 A1 SB FB

Saved sequentially beginning with FB

[Selectable src]

				src	*2	
R0 R ²	R2	R3	A0	A1	SB	FB

*2 You can choose multiple *src*.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—	-		I	—	_	Ι	-

[Description Example]

PUSHM R0,R1,A0,SB,FB

[Related Instructions] POP,PUSH,POPM

REIT			Return from interrupt REturn from InTerrupt	REIT
[Syntax] REIT			[Instru	iction Code/Number of Cycles] Page=219
[Operation] PCML	←	M(SP)		

SP	←	SP	+	2
PCH, FLG	+	M(S	P)	
SP	←	SP	+	2

• This instruction restores the PC and FLG that were saved when an interrupt request was accepted to return from the interrupt handler routine.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С	
Change	*1	*1	*1	*1	*1	*1	*1	*1	

*1 The flags are reset to the previous FLG state before the interrupt request was accepted.

[Description Example]

REIT

RMPA		Calculate sum-of-produ Repeat MultiPle & Add	
[Syntax] RMPA.size			[Instruction Code/Number of Cycles] Page=220
		———— В,W	
[Operation] ^{*1}			
Repeat			
	R2R0(R0) ^{*2} ←	R2R0(R0) *2 + M(A0) \times	M(A1)
	A0 ←	A0 + 2 (1) *2	
	A1 ←	A1 + 2(1) ^{*2}	
	R3 ←	R3 – 1	
Until	R3 = 0		
*1	lf you set a value	0 in R3, this instruction is ingo	red.
*2	Shown in $()^{*2}$ ap	plies when (.B) is selected for t	he size specifier (.size).

- This instruction performs sum-of-product calculations, with the multiplicand address indicated by A0, the multiplier address indicated by A1, and the count of operation indicated by R3. Calculations are performed including the sign bits and the result is stored in R2R0 (R0)^{*1}.
- If an overflow occurs during operation, the O flag is set to terminate the operation. R2R0 (R0)^{*1} contains the result of the addition performed last. A0, A1 and R3 are indeterminate.
- The content of the A0 or A1 when the instruction is completed indicates the next address of the lastread data.
- If an interrupt request is received during instruction execution, the interrupt is acknowledged after a sum-ofproduct addition is completed (i.e., after the content of R3 is decremented by 1).
- Make sure that R2R0 (R0)^{*1} has the initial value set.

Shown in ()^{*1} applies when (.B) is selected for the size specifier (.size).

[Fl ag Change]


Flag	U		0	В	S	Ζ	D	С
Change	Ι	Ι	0	—	—	Ι	—	

Conditions

O : The flag is set when +2147483647 (.W) or -2147483648 (.W), or +32767 (.B) or -32768 (.B) is exceeded during operation; otherwise cleared.

[Description Example]

RMPA.B



• This instruction rotates *dest* one bit to the left including the C flag.

[Selectable dest]

dest							
R0L/R0	R0H/R1	R1L/R2	R1H/R3				
A0/ A0	A1/A1	[A0]	[A1]				
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]				
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16				
dsp:20[A0]							
R2R0	R3R1	A1A0					

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change		Ι		—	0	0	-	0


Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in dest = 0; otherwise cleared.
- C : The flag is set when the shifted-out bit is 1; otherwise cleared.

[Description Example]

ROLC.B ROL ROLC.W R0

[Related Instructions] RORC,ROT,SHA,SHL



• This instruction rotates *dest* one bit to the right including the C flag.

[Selectable dest]

dest								
R0L/R0	R0H/R1	R1L/R2	R1H/R3					
A0/ A0	A1/A1	[A0]	[A1]					
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]					
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16					
dsp:20[A0]								
R2R0	R3R1	A1A0						

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—	-	Ι	_	0	0	Ι	0


Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in dest = 0; otherwise cleared.
- C : The flag is set when the shifted-out bit is 1; otherwise cleared.

[Description Example]

RORC.B ROL RORC.W R0

[Related Instructions] ROLC,ROT,SHA,SHL



- This instruction rotates *dest* left or right the number of bits indicated by *src*. The bit overflowing from LSB (MSB) is transferred to MSB(LSB) and the C flag.
- The direction of rotate is determined by the sign of *src*. If *src* is positive, bits are rotated left; if negative, bits are rotated right.
- If *src* is an immediate, the number of rotates is -8 to -1 and +1 to +8. You cannot set values less than -8, equal to 0, or greater than +8.
- If *src* is a register and you selected (.B) for the size specifier (.size), the number of rotates is -8 to +8. Although you can set 0, no bits are rotated and no flags are changed. If you set a value less than -8 or greater than +8, the result of rotation is indeterminate.
- If src is a register and you selected (.W) for the size specifier (.size), the number of rotates is -16 to +16. Although you can set 0, no bits are rotated and no flags are changed. If you set a value less than -16 or greater than +16, the result of rotation is indeterminate.

	SI	rc		dest				
ROL/RO	R0H/R1	R1L/R2	R1H*1/ R3	R0L/R0	R0H/R1*1	R1L/R2	R1H/R3*1	
A0/A0				A0/A0	A1/ A1	[A0]	[A1]	
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM ^{*2}	dsp:20[A0]				
R 2R0				R2R0				

[Selectable src/dest]

*1 If src is R1H, you cannot choose R1 or R1H for dest.

*2 The range of values that can be taken on is $-8 \le \#IMM \le +8$. However, you cannot set 0.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С	
Change	—	—	—		0	0	-	0	•

*1 If the number of rotates is 0, no flags are changed.

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- $C \hspace{0.2cm}:\hspace{0.2cm} \text{The flag is set when the bit shifted out last is 1; otherwise cleared.}$

[Description Example]

ROT.B	#1,R0L	; Rotated left
ROT.B	#–1,R0L	; Rotated right
ROT.W	R1H,R2	

[Related Instructions] ROLC,RORC,SHA,SHL

RTS

Return from subroutine ReTurn from Subroutine

RTS

[Syntax] RTS [Instruction Code/Number of Cycles]

Page=223

[Operation]

PCML	←	M(SP)	
SP	←	SP +	2
РСн	←	M(SP)	
SP	←	SP +	1

[Function]

• This instruction causes control to return from a subroutine.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	I			—	—	-		Ι

[Description Example] RTS

SBB	Subtract with borrow SuBtract with Borrow	SBB
[Syntax] SBB.size src,dest	——— В,W	[Instruction Code/Number of Cycles] Page=224
[Operation] dest ← dest – src –	C	

- This instruction subtracts src and inverted C flag from dest and stores the result in dest.
- If *dest* is an A0 or A1 when the size specifier (.size) you selected is (.B), *src* is zero-expanded to perform operation in 16 bits. If *src* is an A0 or A1, operation is performed on the 8 low-order bits of A0 or A1.

[Selectable src/dest]

	SI	rc		dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]	
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]			#IMM	dsp:20[A0]				
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0		

*1 If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
	—	—	0	_	0	0	—	0

Conditions

- O : The flag is set when a signed operation resulted in exceeding +32767 (.W) or -32768 (.W), or +127 (.B) or -128 (.B); otherwise cleared.
- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when an unsigned operation resulted in any value equal to or greater than 0; otherwise cleared.

[Description Example]

SBB.B	#2,R0L	
SBB.W	A0,R0	
SBB.B	A0,R0L	; A0's 8 low-order bits and R0L are operated on.
SBB.B	R0L,A0	; R0L is zero-expanded and operated with A0.

[Related Instructions] ADC,ADCF,ADD,SUB

SBJNZ

Subtract & conditional jump SuBtract then Jump on Not Zero SBJNZ

[Syntax]

[Instruction Code/Number of Cycles]

SBJNZ.size src,dest,label

Page=226

B, W

[Operation]

dest \leftarrow dest - src if dest \neq 0 then jump label

[Function]

- This instruction subtracts *src* from *dest* and stores the result in *dest*.
- If the operation resulted in any value other than 0, control jumps to **label**. If the operation resulted in 0, the next instruction is executed.
- The op-code of this instruction is the same as that of ADJNZ.

[Selectable src/dest/label]

src	dest			label
	R0L/R0	R0H/R1	R1L/R2	
	R1H/R3	A0/ A0	A1/A1	PC*2-126 <pre>< label</pre> <pre>< PC*2+129</pre>
#IMM ^{*1}	[A0]	[A1]	dsp:8[A0]	
	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	
	abs16			

*1 The range of values that can be taken on is $-7 \le \#IMM \le +8$.

*2 The PC indicates the start address of the instruction.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_	Ι	l	Ι		Ι		

[Description Example]

SBJNZ.W #1,R0,label

SHA	Shift arithmetic SHift Arithmetic	SHA
[Syntax]	[Instructio	on Code/Number of Cycles]
SHA.size src,dest		Page=227
[Operation] When <i>src</i> < 0	→ B , W , L MSB dest L	.SB──→C
When <i>src</i> > 0	C MSB dest L	.SB — 0
[Function]	P) is transforred to the C flag	

overflowing from LSB (MSB) is transferred to the C flag.

- The direction of shift is determined by the sign of *src*. If *src* is positive, bits are shifted left; if negative, bits are shifted right.
- If *src* is an immediate, the number of shifts is -8 to -1 and +1 to +8. You cannot set values less than -8, equal to 0, or greater than +8.
- If *src* is a register and you selected (.B) for the size specifier (.size), the number of shifts is -8 to +8. Although you can set 0, no bits are shifted and no flags are changed. If you set a value less than -8 or greater than +8, the result of shift is indeterminate.
- If *src* is a register and you selected (.W) or (.L) for the size specifier (.size), the number of shifts is –16 to +16. Although you can set 0, no bits are shifted and no flags are changed. If you set a value less than –16 or greater than +16, the result of shift is indeterminate.

[Selectable src/dest]

src				dest			
ROL/RO	R0H/R1	R1L/R2	R1H*1/ R3	R0L/R0	R0H/R1*1	R1L/R2	R1H/R3*1
A0/A0				A0/ A0	A1/A1	[A0]	[A1]
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM ^{*2}	dsp:20[A0]			
R2R0	R3R1	A1A0		R2R0 ^{*3}	R3R1*3	A1A0	

*1 If src is R1H, you cannot choose R1 or R1H for dest.

- *2 The range of values that can be taken on is $-8 \le \#IMM \le +8$. However, you cannot set 0.
- *3 You can only specify (.L) for the size specifier (.size). For other dest, you can specify (.B) or (.W).

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С	
Change	Ι	-	0	_	0	0	_	0	,

*1 If the number of shifts is 0, no flags are changed.

Conditions

- O: The flag is set when the operation resulted in MSB changing its state from 1 to 0 or from 0 to 1; otherwise cleared. However, the flag does not change if you selected (.L) for the size specifier (.size).
- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared. However, the flag is indeterminate if you selected (.L) for the size specifier (.size).
- C : The flag is set when the bit shifted out last is 1; otherwise cleared. However, the flag is indeterminate if you selected (.L) for the size specifier (.size).

[Description	Example]
---------------	-----------

SHA.B	#3,R0L	; Arithmetically shifted left
SHA.B	#–3,R0L	; Arithmetically shifted right
SHA.L	R1H,R2R0	

[Related Instructions] ROLC,RORC,ROT,SHL

SHL	Shift logical SHift Logical	SHL		
[Syntax] SHL.size src,dest	[]	nstruction Code/Number of Cycles] Page=230		
	——— B , W , L	r age-230		
[Operation] When <i>src</i> < 0	0 → MSB dest	LSB → C		
When <i>src</i> > 0	C MSB dest	LSB ← 0		

- This instruction logically shifts *dest* left or right the number of bits indicated by *src*. The bit overflowing from LSB (MSB) is transferred to the C flag.
- The direction of shift is determined by the sign of *src*. If *src* is positive, bits are shifted left; if negative, bits are shifted right.
- If *src* is an immediate, the number of shifts is -8 to -1 and +1 to +8. You cannot set values less than -8, equal to 0, or greater than +8.
- If *src* is a register and you selected (.B) for the size specifier (.size), the number of shifts is -8 to +8. Although you can set 0, no bits are shifted and no flags are changed. If you set a value less than -8 or greater than +8, the result of shift is indeterminate.
- If *src* is a register and you selected (.W) or (.L) for the size specifier (.size), the number of shifts is –16 to +16. Although you can set 0, no bits are shifted and no flags are changed. If you set a value less than –16 or greater than +16, the result of shift is indeterminate.

[Selectable src/dest]

src				dest			
ROL/RO	R0H/R1	R1L/R2	R1H*1/ R3	R0L/R0	R0H/R1*1	R1L/R2	R1H/R3 ^{*1}
A0/A0				A0/ A0	A1/A1	[A0]	[A1]
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM ^{*2}	d sp:20[A0]			
R2R0	R3R1	A1A0		R2R0 ^{*3}	R3R1 ^{*3}	A1A0	

*1 If *src* is R1H, you cannot choose R1 or R1H for *dest*.

- *2 The range of values that can be taken on is $-8 \le \#IMM \le +8$. However, you cannot set 0.
- *3 You can only specify (.L) for the size specifier (.size). For other dest, you can specify (.B) or (.W).

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С	
Change	I	_	_	_	\cap	\cap	_	\cap	*

1 If the number of shifts is 0, no flags are changed.

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared. However, the flag is indeterminate if you selected (.L) for the size specifier (.size).
- C : The flag is set when the bit shifted out last is 1; otherwise cleared. However, the flag is indeterminate if you selected (.L) for the size specifier (.size).

[Description Example]

SHL.L	R1H,R2R0	
SHL.B	#–3,R0L	; Logically shifted right
SHL.B	#3,R0L	; Logically shifted left

[Related Instructions] ROLC,RORC,ROT,SHA

SMOVB		ring backward /e Backward	SMOVB
[Syntax] SMOVB.size	———— B , W	-	n Code/Number of Cycles] Page=232
[Operation] ^{*1}			
When size specifier (.s	ize) is (.B)	When size specifier (.si	ze) is (.W)
Repeat		Repeat	
M(A1) ←	M(2 ¹⁶ $ imes$ R1H + A0)	M(A1) ←	M(2 ¹⁶ $ imes$ R1H + A0)
A0*2 ←	A0 – 1	A0*2 ←	A0 – 2
A1 ~	A1 – 1	A1 ←	A1 – 2
R3 ←	R3 – 1	R3 ←	R3 – 1
Until	R3 = 0	Until	R3 = 0
*1 If you set a	value 0 in R3, this instruct	ion is ingored.	

*2 If A0 underflows, the content of R1H is decremented by 1.

[Function]

- This instruction transfers string in successively address decrementing direction from the source address indicated by 20 bits to the destination address indicated by 16 bits.
- Set the 4 high-order bits of the source address in R1H, the 16 low-order bits of the source address in A0, the destination address in A1, and the transfer count in R3.
- The A0 or A1 when the instruction is completed contains the next address of the last-read data.
- If an interrupt request is received during instruction execution, the interrupt is acknowledged after one data transfer is completed.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	-	Ι	_	_	-	Ι	Ι	

[Description Example] SMOVB.B

SMOV	F					string forward OVe Forward					SMOVF
[Syntax] SMOVF.size					—— В,		[Instr	uctio	n Cod	e/N	umber of Cycles] Page=233
[Operation] ^{*1}											
When size sp	ecifier	(.size	e) is (.E	3)		When size s	pecifie	r (.siz	e) is (.	W)	
Repea	at					Repe	eat				
	M(A1)	←	M(21	$^{6} imes R$	1H + A0)		M(A1	I) ← (I	M(2	$2^{16} \times$	R1H + A0)
	A0*2*	←	A0	+	1		A0*2	←	A0	+	2
	A1	←	A1	+	1		A1	←	A1	+	2
	R3	←	R3	_	1		R3	←	R3	_	1
Until			R3 =	= 0		Until	l		R3	= 0	
*1 If	f you s	et a v	/alue C) in R	3, this instru	ction is ingored					

*2 If A0 overflows, the content of R1H is incremented by 1.

[Function]

- This instruction transfers string in successively address incrementing direction from the source address indicated by 20 bits to the destination address indicated by 16 bits.
- Set the 4 high-order bits of the source address in R1H, the 16 low-order bits of the source address in A0, the destination address in A1, and the transfer count in R3.
- The A0 or A1 when the instruction is completed contains the next address of the last-read data.
- If an interrupt request is received during instruction execution, the interrupt is acknowledged after one data transfer is completed.
- This instruction arithmetically shifts dest left or right the number of bits indicated by src. The bit

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—	-		—	—			

[Description Example]

SMOVF.W

SSTR	Store string String SToRe SSTR
[Syntax] SSTR.size	[Instruction Code/Number of Cycles] Page=233
	— B , W
[Operation] ^{*1}	
When size specifier (.size) is (.B)	When size specifier (.size) is (.W)
Repeat	Repeat
M(A1) ← R0L	M(A1) ← R0
A1 🔶 A1 + 1	A1 ← A1 + 2
R3 ← R3 – 1	R3 ← R3 – 1
Until R3 = 0	Until R3 = 0
*1 If you set a value 0 in R3,	this instruction is ingored.

.

[Function]

- This instruction stores string, with the store data indicated by R0, the transfer address indicated by A1, and the transfer count indicated by R3.
- The A0 or A1 when the instruction is completed contains the next address of the last-written data.
- If an interrupt request is received during instruction execution, the interrupt is acknowledged after one data transfer is completed.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	_	_		l	I	—	-	—

[Description Example] SSTR.B

[Related Instructions] SMOVB,SMOVF

STC

Transfer from control register
STore from Control register

STC

[Syntax] STC src,dest

[Instruction Code/Number of Cycles]

Page=234

[Operation]

dest ← src

[Function]

- This instruction transfers the control register indicated by *src* to *dest*. If *dest* is memory, specify the address in which to store the low-order address.
- If *dest* is memory while src is PC, the required memory capacity is 3 bytes. If *src* is not PC, the required memory capacity is 2 bytes.

[Selectable src/dest]

	SI	rc			de	est	
FB	SB	SP ^{*1}	ISP	ROL/RO	R0H/R1	R1L/R2	R1H/R3
FLG	INTBH	INTBL		A0/ A0	A1/A1	[A0]	[A1]
				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
				dsp:20[A0]			
				R2R0			
PC				ROL/RO	R0H/R1	R1L/R2	R1H/R3
				A0/A0		[A0]	[A1]
				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
				dsp:20[A0]			
				R2R0	R3R1	A1A0	

*1 Operation is performed on the stack pointer indicated by the U flag.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change				_	_		—	

[Description Example]

STC SB,R0 STC FB,A0

[Related Instructions] POPC,PUSHC,LDC,LDINTB

STCTX

Save context STore ConTeXt

STCTX

[Instruction Code/Number of Cycles]

Page=235

[Operation]

[Syntax]


STCTX

[Function]

• This instruction saves task context to the stack area.


abs16,abs20

- Set the RAM address that contains the task number in abs16 and the start address of table data in abs20.
- The required register information is specified from table data by the task number and the data in the stack area is transferred to each register according to the specified register information. Then the SP correction value is subtracted to the stack pointer (SP). For this SP correction value, set the number of bytes you want to the transferred.
- Information on transferred registers is configured as shown below. Logic 1 indicates a register to be transferred and logic 0 indicates a register that is not transferred.



Transferred sequentially beginning with FB

 The table data is comprised as shown below. The address indicated by abs20 is the base address of the table. The data stored at an address apart from the base address as much as twice the content of abs16 indicates register information, and the next address contains the stack pointer correction value.



[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	—	—	I	_	—	—		_

[Description Example]

STCTX Ram,Rom_TBL

[Related Instructions] LDCTX

STE		Transfer to extended data area STore to EXtra far data area	STE
[Syntax] STE.size	src,dest	[Instruct	ion Code/Number of Cycles] Page=235
[Operation] dest ← src			

- This instruction transfers *src* to *dest* in an extended area.
- If *src* is an A0 or A1 when the size specifier (.size) you selected is (.B), operation is performed on the 8 low-order bits of A0 or A1. However, the flag changes depending on the A0 or A1 status (16 bits) before the operation is performed.

[Selectable src/dest]

	SI	rc		dest					
R0L/R0	R0H/R1	R1L/R2	R1H/R3	ROL/RO	R0H/R1	R1L/R2	R1H/R3		
A0/A0	A1/A1	[A0]	[A1]	A0/A0			[A1]		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]			dsp:8[FB]		
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]			abs16		
dsp:20[A0]				dsp:20[A0]		abs20			
R2R0	R3R1	A1A0		R2R0	R3R1	[A1A0]			

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С
Change	_		-		0	0	-	—

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.

[Description Example]

STE.B	R0L,[A1A0]
STE.W	R0,10000H[A0]

[Related Instructions] MOV,LDE,XCHG

STNZ

Conditional transfer STore on Not Zero



[Syntax] STNZ [Instruction Code/Number of Cycles]

Page=237

[Operation]

if Z = 0 then dest ← src

src,dest

[Function]

• This instruction transfers *src* to *dest* when the Z flag is 0.

[Selectable src/dest]

src	dest			
#IMM8	R0L	R0H	dsp:8[SB]	dsp:8[FB]
	abs16			

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	Ι	Ι	-	-	-	-	Ι	

[Description Example]

STNZ #5,Ram:8[SB]

[Related Instructions] STZ,STZX

STZ

Conditional transfer STore on Zero

STZ

[Syntax] STZ src,dest [Instruction Code/Number of Cycles]

Page=237

[Operation]

if Z = 1 then dest ← src

[Function]

• This instruction transfers *src* to *dest* when the Z flag is 1.

[Selectable src/dest]

src	dest				
#IMM8	R0L	R0H	dsp:8[SB]	dsp:8[FB]	
	abs16				

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	Ι		-	_	-	_	Ι	Ι

[Description Example]

STZ #5,Ram:8[SB]

[Related Instructions] STNZ,STZX

Conditional transfer **STZX STore on Zero eXtention**

[Syntax]

STZX

[Instruction Code/Number of Cycles]

STZX src1,src2,dest Page=238

```
[Operation]
  If Z = 1 then
        dest - src1
  else
        dest 🔶 src2
```

[Function]

• This instruction transfers src1 to dest when the Z flag is 1. When the Z flag is 0, it transfers src2 to dest.

[Selectable src/dest]

src	dest				
#IMM8	R0L	R0H	dsp:8[SB]	dsp:8[FB]	
	abs16				


[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	Ι	-	-		_	-	Ι	

[Description Example]

#1,#2,Ram:8[SB] STZX

```
[Related Instructions]
                         STZ,STNZ
```



[Function]

- This instruction subtracts src from dest and stores the result in dest.
- If *dest* is an A0 or A1 when the size specifier (.size) you selected is (.B), *src* is zero-expanded to perform operation in 16 bits. If *src* is an A0 or A1, operation is performed on the 8 low-order bits of A0 or A1.

[Selectable src/dest]

(See the next page for *src/dest* classified by format.)

	src				dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3		
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16		
dsp:20[A0]			#IMM	dsp:20[A0]					
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0			

*1 If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_	_	0	_	0	0	—	0

Conditions

- O : The flag is set when a signed operation resulted in exceeding +32767 (.W) or -32768 (.W), or +127 (.B) or -128 (.B); otherwise cleared.
- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.
- C : The flag is set when an unsigned operation resulted in any value equal to or greater than 0; otherwise cleared.

[Description Example]

SUB.B	A0,R0L
SUB.B	R0L,A0
SUB.B	Ram:8[SB],R0L
SUB.W	#2,[A0]

; A0's 8 low-order bits and R0L are operated on.

; R0L is zero-expanded and operated with A0.

[Related Instructions] ADC, ADCF, ADD, SBB

[src/dest Classified by Format]

G format

	src				dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3		
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16		
dsp:20[A0]			#IMM	dsp:20[A0]			SP/SP		
R2R0				R2R0					

*1 If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

S format^{*2}

		src		dest				
ROL	ROH	dsp:8[SB]	dsp:8[FB]	R0L	R0H	dsp:8[SB]	dsp:8[FB]	
abs16	#IMM			abs16				
R0L ^{*3}	R0H ^{*3}	dsp:8[SB]	dsp:8[FB]	R0L ^{*3}	R0H ^{*3}	dsp:8[SB]	dsp:8[FB]	
abs16	#IMM			abs16	AO	A1		

*2 You can only specify (.B) for the size specifier (.size).

*3 You cannot choose the same register for *src* and *dest*.

TST		<i>Test</i> TeST	TST
[Syntax] TST.size	src,dest	—— В,W	[Instruction Code/Number of Cycles] Page= 241
[Operation] dest ∧ src			

[Function]

- Each flag in the flag register changes state depending on the result of logical AND of src and dest.
- If *dest* is an A0 or A1 when the size specifier (.size) you selected is (.B), *src* is zero-expanded to perform operation in 16 bits. If *src* is an A0 or A1, operation is performed on the 8 low-order bits of A0 or A1.

[Selectable src/dest]

	src				dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3		
A0/A0*1	A1/A1 ^{*1}	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]		
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]		
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16		
dsp:20[A0]			#IMM	dsp:20[A0]					
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0			

*1 If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

[Flag Change]

Flag	U	I	0	В	S	Ζ	D	С
Change	—		I	I	0	0	l	

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.

[Description Example]

ISI.B	#3,R0L	
TST.B	A0,R0L	; A0's 8 low-order bits and ROL are operated on.
TST.B	R0L,A0	; R0L is zero-expanded and operated on with A0.

[Related Instructions] AND,OR,XOR

UND

Interrupt for undefined instruction UNDefined instruction



[Syntax] UND

[Instruction Code/Number of Cycles]

Page=243

[Operation]

SP	←	SP – 2
M(SP)	←	(PC + 1)H, FLG
SP	←	SP – 2
M(SP)	←	(PC + 1)ML
PC	←	M(FFFDC16)

[Function]

- This instruction generates an undefined instruction interrupt.
- The undefined instruction interrupt is a nonmaskable interrupt.

[Flag Change]

Flag	U	Ι	0	В	S	Ζ	D	С	*
Change	0	0	I	l	—	—	0		

Conditions

- U : The flag is cleared.
- I : The flag is cleared.
- D : The flag is cleared.

[Description Example]

UND

*1 The flags are saved to the stack area before the UND instruction is executed. After the interrupt, the flag status becomes as shown on the left.

WAIT	<i>Wait</i> WAIT	WAIT
[Syntax]	[Ins	struction Code/Number of Cycles]
WAIT		Page=243

[Function]

[Operation]

• This instruction halts program execution. Program execution is restarted when an interrupt of a higher priority level than IPL is acknowledged or a reset is generated.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	-	-	I	Ι	Ι	—	Ι	_

[Description Example]

WAIT

XCHG	Exchange eXCHanGe	XCHG
[Syntax] XCHG.size src,dest	—— B,W	[Instruction Code/Number of Cycles] Page= 244
[Operation] dest ←→ src	, ,	

[Function]

- This instruction exchanges contents between src and dest.
- If *dest* is an A0 or A1 when the size specifier (.size) you selected is (.B), 16 bits of zero- expanded *src* data are placed in the A0 or A1 and the 8 low-order bits of the A0 or A1 are placed in *src*.

[Selectable src/dest]

	SI	rc		dest				
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3	
A0/A0				A0/A0	A1/A1	[A0]	[A1]	
dsp:8[A0]				dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	
dsp:16[A0]				dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	
dsp:20[A0]				dsp:20[A0]				
R2R0	R3R1	A1A0	[A1A0]	R2R0	R3R1	A1A0		

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change		—	l		_	l	Ι	_

[Description Example]

XCHG.B	R0L,A0
XCHG.W	R0,A1
XCHG.B	R0L,[A0]

; A0's 8 low-order bits and R0L's zero-expanded value are exchanged.

[Related Instructions] MOV,LDE,STE

XOR

Exclusive OR eXclusive OR

XOR

[Syntax] XOR.size [Instruction Code/Number of Cycles]

Page=245

[Operation]

dest ← dest ∀ src

src.dest

[Function]

• This instruction exclusive ORs src and dest together and stores the result in dest.

B,W

• If *dest* is an A0 or A1 when the size specifier (.size) you selected is (.B), *src* is zero-expanded to perform operation in 16 bits. If *src* is an A0 or A1, operation is performed on the 8 low-order bits of A0 or A1.

[Selectable src/dest]

	SI	rc		dest			
R0L/R0	R0H/R1	R1L/R2	R1H/R3	R0L/R0	R0H/R1	R1L/R2	R1H/R3
A0/A0*1	A1/A1*1	[A0]	[A1]	A0/A0*1	A1/A1*1	[A0]	[A1]
dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]	dsp:8[A0]	dsp:8[A1]	dsp:8[SB]	dsp:8[FB]
dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16	dsp:16[A0]	dsp:16[A1]	dsp:16[SB]	abs16
dsp:20[A0]			#IMM	dsp:20[A0]			
R2R0	R3R1	A1A0		R2R0	R3R1	A1A0	

*1 If you specify (.B) for the size specifier (.size), you cannot choose A0 or A1 for *src* and *dest* simultaneously.

[Flag Change]

Flag	U		0	В	S	Ζ	D	С
Change	_		Ι	Ι	0	0		

Conditions

- S : The flag is set when the operation resulted in MSB = 1; otherwise cleared.
- Z : The flag is set when the operation resulted in 0; otherwise cleared.

[Description Example]

XOR.B A0,R0 XOR.B R0L,A XOR.B #3,R0 XOR.W A0,A1	0 L	; A0's 8 low-order bits and R0L are exclusive ORed. ; R0L is zero-expanded and exclusive ORed with A0.
[Related Instructions	AND,OR,TST	

Chapter 4


Instruction Code/Number of Cycles

- 4.1 Guide to This Chapter
- 4.2 Instruction Code/Number of Cycles

4.1 Guide to This Chapter

This chapter describes instruction code and number of cycles for each op-code.

The following shows how to read this chapter by using an actual page as an example.



(1) Mnemonic


Shows the mnemonic explained in this page.

(2) Syntax

Shows an instruction syntax using symbols.

(3) Instruction code

Shows instruction code. Entered in () are omitted depending on src/dest you selected.



(4) Table of cycles

Shows the number of cycles required to execute this instruction and the number of instruction bytes. There is a chance that the number of cycles increases due to an effect of software wait.

Instruction bytes are indicated on the left side of the slash and execution cycles are indicated on the right side.

ABS

(1) ABS.size dest

b7 0 1 1 1 0	b0 b7	1 1 1 _ C	DEST dest code				
.size SIZE		lest	DEST	d	est	DEST	
.B 0		R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000	
.W 1	Rn	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001	
	КП	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010	
		R1H/R3	0011		dsp:8[FB]	1011	
	A	A0	0100	dop:16[Ap]	dsp:16[A0]	1100	
	An	A1	0101	dsp:16[An]	dsp:16[A1]	1101	
	[4]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110	
	[An]	[A1]	0111	abs16	abs16	1111	

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/3	2/3	2/5	3/5	3/5	4/5	4/5	4/5

ADC

(1) ADC.size #IMM, dest

0 1	1 1	0	1 1 SIZE 0 1	_1_0 _ DES		dsp8 dsp16/abs16	#IMM8	š
.size	SIZE		de	est	DEST	de	est	DEST
.B	0			R0L/R0	0000	dop.0[Ap]	dsp:8[A0]	1000
.W	1		Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
		-	КП	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
				R1H/R3	0011		dsp:8[FB]	1011
			An	A0	0100	dep:16[Ap]	dsp:16[A0]	1100
			An	A1	0101	dsp:16[An]	dsp:16[A1]	1101
				[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
			[An]	[A1]	0111	abs16	abs16	1111

b0

dest code

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

*1 If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

(2) ADC.size src, dest

b7			b0 k	07	b0	src code	des	t code
1 0	1 1	0	O O SIZE	SRC	DEST	dsp8	dsp8	
						dsp16/abs16	dsp1	6/abs16
.size	SIZE			src/dest	SRC/DES	T src	/dest	SRC/DEST
.В	0			R0L/R0	0000) dsp:8[An]	dsp:8[A0]	1000
.W	1		Rn	R0H/R1	0001	– usp.o[All]	dsp:8[A1]	1001
		_		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
				R1H/R3	0011		dsp:8[FB]	1011
			An	A0	0100) dsp:16[An]	dsp:16[A0]	1100
			AII	A1	0101	- usp. ro[An]	dsp:16[A1]	1101
			[4 n]	[A0]	0110) dsp:16[SB]	dsp:16[SB]	1110
	[An] [A1]			0111	abs16	abs16	1111	

[Number of Bytes/Number of Cycles]

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4

ADC

ADCF

(1) AD	CF.si	ze	dest					
b7			b0 b7		b0	dest code		
0 1	1 1	0	1 1 SIZE 1 1	1_0 _DES	Т	dsp8		
						dsp16/abs16		
.size	SIZE		de	est	DEST	de	est	DEST
.B	0			R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W	1		Rn	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
		-		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
				R1H/R3	0011		dsp:8[FB]	1011
			An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
			AII	A1	0101	usp. ro[An]	dsp:16[A1]	1101
			[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
			נריין	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3

ADD

b7 b0	I, dest ⁵⁷ 0 _ 1 _0 _0 _ DE:	ST _ (dest code dsp8 dsp16/abs16	#IMM8	116
.size SIZE	dest	DEST	d	est	DEST
.B 0	R0L/R0	0000	dam.Q[Am]	dsp:8[A0]	1000
.W 1	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
Rn	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011	usp.o[3D/FD]	dsp:8[FB]	1011
	A0	0100		dsp:16[A0]	1100
An	A1	0101	dsp:16[An]	dsp:16[A1]	1101
[4]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[An]	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

*1 If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

(2) AD	D.size	e:Q	#IMM	, dest				
k	57			b0	b7			b0 _	dest code
	1 1	0 0	1	O O SIZE	IMM4	1	DES	ST	dsp8
								l	dsp16/abs16
	.size	SIZE		#IMM	IMM4	#IM	М	IMM4	
	.В	0		0	0000	-8		1000	
	.W	1		+1	0001	-7		1001	
_			_	+2	0010	-6		1010	
				+3	0011	-5		1011	
				+4	0100	-4		1100	
				+5	0101	-3		1101	
				+6	0110	-2		1110	
				+7	0111	-1		1111]

	dest	DEST	d	est	DEST
	R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011		dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
AII	A1	0101	usp. ro[An]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[AII]	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3

(3) ADD.B:S #IMM8, dest dest code b7 #IMM8 0 0 0 0 DEST dsp8 1 abs16 dest DEST R0H 0 1 1 Rn R0L 1 0 0 dsp:8[SB] 1 0 1 dsp:8[SB/FB] dsp:8[FB] 1 1 0 abs16 abs16 1 1 1

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/3	4/3

(4) ADD.si	ze:G	src, dest						
b7		b0 b7		b0	src code	dest code		
1 0 1	0 0	0 0 SIZE S	RC	DEST	dsp8	dsp8		
				dsp16/abs16	dsp16/a	bs16		
.size SIZ	Ε	src/	dest	SRC/DEST	src	dest	SRC/DEST	
.B 0			R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000	
.W 1		Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001	
			R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010	
			R1H/R3	0011	dsp:8[FB]		1011	
	A		A0	0100	dsp:16[An]	dsp:16[A0]	1100	
		An	A1	0101	usp. ro[An]	dsp:16[A1]	1101	
		[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110	
		נייאן	[A1]	0111	abs16	abs16	1111	

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4

(5) ADD.B:S src, R0L/R0H									
b7	b0	sr	C CO	de					
0 0 1 0 0	DEST SRC	16,,,,,							
S	rc	SR	С	1	dest	DEST			
Rn	R0L/R0H	0	0		R0L	0			
dsp:8[SB/FB]	dsp:8[SB]	0	1		R0H	1			
	dsp:8[FB]	1	0						
abs16	abs16	1	1						

[Number of Bytes/Number of Cycles]

src	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/2	2/3	3/3

ADD

.В

.W

0

1

(6)	A	DD.	siz	e:C	3	#	IMN	Л, \$	SP							
b7							b0	b7							b	<u> </u>
0	_{_1} 1	__ 1	1	1	1	0	SIZE	1	1	1	0	1	0	1	1	#IMM8
																#IMM16
.s	ize	S	IZE]												

[Number of Bytes/Number of Cycles]

Bytes/Cycles 3/2

*1 If the size specifier (.size) is (.W), the number of bytes above is increased by 1.


(7) /	٩D	D.s	sizo	e:Q	2	#IMM, SP						
b7	•							b0	b7				b0
	0	1	1	1	1	1	0	1	1	0	1	1	IMM4

*1 The instruction code is the same regardless of whether you selected (.B) or (.W) for the size specifier (.size).

#IMM	IMM4	#IMM	IMM4
0	0000	-8	1000
+1	0001	-7	1001
+2	0010	-6	1010
+3	0011	-5	1011
+4	0100	-4	1100
+5	0101	-3	1101
+6	0110	-2	1110
+7	0111	-1	1111

Bytes/Cycles	2/1

ADJNZ



dsp8 (label code)= address indicated by label -(start address of instruction + 2)

.size	SIZE		
.B	0		
.W	1		

#IMM	IMM4	#IMM	IMM4
0	0000	-8	1000
+1	0001	-7	1001
+2	0010	-6	1010
+3	0011	-5	1011
+4	0100	-4	1100
+5	0101	-3	1101
+6	0110	-2	1110
+7	0111	-1	1111

d	est	DEST	dest		DEST
	R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
Rn	R0H/R1	0001		dsp:8[A1]	1001
	R1L/R2	0010		dsp:8[SB]	1010
	R1H/R3	0011		dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
All	A1	0101	usp. ro[All]	dsp:16[A1]	1101
[An] -	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/3	3/3	3/5	4/5	4/5	5/5	5/5	5/5

*1 If branched to label, the number of cycles above is increased by 4.

AND

(1) AND.size:G	#IMM, de: b0 b7 1 1 1 SIZE 0 0		<u>ьо</u> Т ([dest code dsp8 dsp16/abs16	#IMM8_	
.size SIZE	de	est	DEST	de	est	DEST
.B 0		R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
.W 1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	RII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	All	A1	0101	usp. ro[An]	dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	וייאן	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

*1 If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

(2) AND.B:S #IMM8, dest

	DEST	#	IMN	/18]	dest code
de	est		D	ES	Т	
Rn	R0H		0	1	1	
	R0L		1	0	0	
dsp:8[SB/FB]	dsp:8[SB]		1	0	1	
	dsp:8[FB]		1	1	0	
abs16	abs16		1	1	1	

[Number of Bytes/Number of Cycles]

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/3	4/3

149

AND

AND

(3) AND.size:	G src, dest					
b7	b0 b7		b0	src code	dest code	e .
1 0 0 1 0	O O SIZE S	RC DES	Τ, ΙΙ[dsp8	dsp8	
				dsp16/abs16	dsp16/al	os16
.size SIZE	src	/dest	SRC/DEST	src	/dest	SRC/DEST
.B 0		R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W 1	– IRn –	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	An	A1	0101		dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	וייזין	[A1]	0111	abs16	abs16	1111

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4

AND

(4) AND.B:S src, R0L/R0H											
b7	b7 b0 src code										
S	src				dest	DEST					
Rn	R0L/R0H	0	0		R0L	0					
dsp:8[SB/FB]	dsp:8[SB]	0	1		R0H	1					
	dsp:8[FB]	1	0								
abs16	abs16	1	1								

src	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/2	2/3	3/3

BAND

(1) BAND	src				
b7	b0 b7		b0	src code	1
0 1 1 1	1 1 1 0 0	1 0 0	SRC	dsp8	
				dsp16	
	src	SRC	S	rc	SRC
	bit,R0	0000	base:8[An]	base:8[A0]	1000
bit,Rn	bit,R1	0001	Dase.o[All]	base:8[A1]	1001
DIL,IXII	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
hit An	bit,A0	0100	basa:16[Ap]	base:16[A0]	1100
bit,An	bit,A1	0101	base:16[An]	base:16[A1]	1101
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
	[A1]	0111	bit,base:16	bit,base:16	1111

[Number of Bytes/Number of Cycles]

src	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4

BCLR

(1) BCLR:G	dest		
b7	b0 b7	b0	dest code
0 1 1 1	1 1 1 0 1 0 0 0	DEST	dsp8
			dsp16

	dest		de	est	DEST
	bit,R0	0000	hoooy0[An]	base:8[A0]	1000
bit,Rn	bit,R1	0001	base:8[An]	base:8[A1]	1001
DIL, KII	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
bit,An	bit,A0	0100	base:16[An]	base:16[A0]	1100
DIL,ATI	bit,A1	0101	base. ro[An]	base:16[A1]	1101
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
[ריי]	[A1]	0111	bit,base:16	bit,base:16	1111

dest	bit,Rn	bit,An	[An]	base:8	bit,base:8	base:16	bit,base:16	bit,base:16
	Digitar		[, ., .]	[An]	[SB/FB]	[An]	[SB]	Shijbaco. Po
Bytes/Cycles	3/2	3/2	2/6	3/6	3/3	4/6	4/3	4/3

BCLR

(2) BCLR:S					b	it, bas	se:1	11[SB]
Ì	o7						b0	dest code
	0	1	0	0	0	BIT	-	dsp8

Bytes/Cycles	2/3
--------------	-----

BM*Cnd*

(1) BMCnd dest

b7	b0 b7		b0	dest co	ode .	
0 1 1	1 1 1 1 0 0	0 1 0	DEST	dsp8 dsp1	6	
	dest	DEST	de	est	DEST	
	bit,R0	0000	base:8[An]	base:8[A0]	1000	
bit,Rn	bit,R1	0001	Dase.o[All]	base:8[A1]	1001	
DIL,IXII	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010	
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011	
bit,An	bit,A0	0100	base:16[An]	base:16[A0]	1100	
DIL,AIT	bit,A1	0101	base. ro[All]	base:16[A1]	1101	
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110	
	[A1]	0111	bit,base:16	bit,base:16	1111	

Cnd	CND	Cnd	CND
GEU/C	0 0 0 0 0 0 0 0	LTU/NC	1 1 1 1 1 0 0 0
GTU	0 0 0 0 0 0 0 1	LEU	1 1 1 1 1 0 0 1
EQ/Z	0 0 0 0 0 0 1 0	NE/NZ	1 1 1 1 1 0 1 0
Ν	0 0 0 0 0 0 1 1	ΡZ	1 1 1 1 1 0 1 1
LE	0 0 0 0 0 1 0 0	GT	1 1 1 1 1 1 0 0
0	0 0 0 0 0 1 0 1	NO	1 1 1 1 1 1 0 1
GE	0 0 0 0 0 1 1 0	LT	1 1 1 1 1 1 1 0

dest	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	4/6	4/6	3/10	4/10	4/7	5/10	5/7	5/7

BMCnd

(2	2)	BN	1 <i>Cı</i>	าป	С	;							
b	7							b0	b7				b0
	0	1	1	1	1	1	0	1	1	1	0	1	CND

Cnd	CND	Cnd	CND
GEU/C	0000	PZ	0111
GTU	0001	LE	1000
EQ/Z	0010	0	1001
Ν	0011	GE	1010
LTU/NC	0100	GT	1100
LEU	0101	NO	1101
NE/NZ	0110	LT	1110

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/1

*1 If the condition is true, the number of cycles above is increased by 1.

BNAND

1) BNAND src									
b7		b0 b7		b0 src code					
0 1 1 1 1	1 1 1 1 1 1 0 0 1 0 1					dsp8			
S	rc		SR	C	S	rc SRC base:8[A0] 1 0 0 0			
bit,Rn	bit,R0		000	0 0	hooo.9[An]	base:8[A0]	1000		
	bit,R1		000) 1	base:8[An]	base:8[A1]	1001		
DIL,IXII	bit,R2		001	0	bit,base:8	bit,base:8[SB]	1010		
	bit,R3		001	1	[SB/FB]	bit,base:8[FB]	1011		
hit An	bit,A0		010	0 0		base:16[A0]	1100		
bit,An	bit,A1		010) 1	base:16[An]	base:16[A1]	1101		
[A0]			011	0	bit,base:16[SB]	bit,base:16[SB]	1110		
[An]	[A1]		011	1	bit,base:16	bit,base:16	1111		

src	bit.Rn bit.An		[An]	base:8	bit,base:8	base:16	bit,base:16	bit,base:16
	טוג,ררו	DIL,AIT	[An]	[An]	[SB/FB]	[An]	[SB]	DIL,DASE. 10
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4

BNOR

(1) BNOR src

b7	b0 b7							b0	src code			
0 1	1 1 1	1	1	0	0	1	1	1	SRC	dsp8		
										dsp16		
	S	rc					SRC	;	S	src	S	RC
		bit,F	R0			0	00	0	base:8[An]	base:8[A0]	1 (000
bit,Rn	hit Da	bit,R1			0	00	1	Dase.o[AII]	base:8[A1]	1 (0 1	
DIL,IXII		bit,R2			0	01	0	bit,base:8	bit,base:8[SB]	1 () 1 (
		bit,R3			0	01	1	[SB/FB]	bit,base:8[FB]	1 () 1 1	
bit,An		bit,A	۸0			0	10	0	base:16[An]	base:16[A0]	1 1	00
DIL,AIT		bit,A	\1			0	10	1	base. ro[An]	base:16[A1]	1 1	01
[An]		[A0]				0	1 1	0	bit,base:16[SB]	bit,base:16[SB]	1 1	110
[71]	[An]	[A1]				0	1 1	1	bit,base:16	bit,base:16	1 1	1 1

[Number of Bytes/Number of Cycles]

src	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4

BNOT

(1) BNOT:G dest dest code b0 b7 b0 b7 dsp8 0 DEST 0 1 1 0 1 1 1 1 1 1 0 dsp16 dest DEST dest DEST bit,R0 0000 base:8[A0] 1000 base:8[An] 0001 bit,R1 base:8[A1] 1001 hit Rn

DIL, KII	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
bit,An	bit,A0	0100	base:16[An]	base:16[A0]	1100
[An]	bit,A1	0101	Dase. IO[AII]	base:16[A1]	1101
	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
נריין	[A1]	0111	bit,base:16	bit,base:16	1111

dest	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
				ĮAnj		ĮAnj	ျပာ	
Bytes/Cycles	3/2	3/2	2/6	3/6	3/3	4/6	4/3	4/3

BNOT

(2)	BN	101	[:S	b	it, base	e:1	1[SB]
ļ	b7						b0	dest code
	0	1	0	1	0	BIT		dsp8

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/3

BNTST

(1) BNTST	src										
b7	b0 b7		b0	src code							
0 1 1 1	1 1 1 0 0	0 1 1	SRC	dsp8							
dsp16											
	src	SRC	S	rc	SRC						
	bit,R0	0000	base:8[An]	base:8[A0]	1000						
bit,Rn	bit,R1	0001	Dase.o[All]	base:8[A1]	1001						
DIL,IXII	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010						
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011						
bit,An	bit,A0	0100	base:16[An]	base:16[A0]	1100						
DII,AII	bit,A1	0101	base. ro[An]	base:16[A1]	1101						
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110						
נריין	[A1]	0111	bit,base:16	bit,base:16	1111						

src	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4

BNXOR

(1) BNXOR src

b7	b0 b7		b0 src code			
0 1 1 1	1 1 1 0 1	1 0 1	SRC	dsp8		
			l	dsp16		
	SIC	SRC	S	rc	SRC	
	bit,R0	0000	base:8[An]	base:8[A0]	1000	
bit,Rn	bit,R1	0001	Dase.o[All]	base:8[A1]	1001	
DIL,IXII	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010	
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011	
bit,An	bit,A0	0100	base:16[An]	base:16[A0]	1100	
bit,Afi	bit,A1	0101	base. ro[An]	base:16[A1]	1101	
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110	
	[A1]	0111	bit,base:16	bit,base:16	1111	

[Number of Bytes/Number of Cycles]

src	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4

BOR

(1) BOR	src				
b7	b0	b7	b0	src code	
0 1 1 1	1 1 1 0	0 1 1 0	SRC	dsp8	
				dsp16	
	src	SRC	S	rc	SRC
	bit,R0	0000	base:8[An]	base:8[A0]	1000
bit,Rn	bit,R1	0001	Dase.o[All]	base:8[A1]	1001
DIL, KII	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
bit,An	bit,A0	0100	base:16[An]	base:16[A0]	1100
DII,AII	bit,A1	0101	Dase. ro[An]	base:16[A1]	1101
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
	[A1]	0111	bit,base:16	bit,base:16	1111

[Number of Bytes/Number of Cycles]

src	bit,Rn	bit,An	[An]	base:8	bit,base:8	base:16	bit,base:16	hit booo:16
	טוג,ררו	DIL,AI	[An]	[An]	[SB/FB]	[An]	[SB]	bit,base:16
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4

BRK

(1)	BR	K						
ļ	b7							b0)
	0	0	0	0	0	0	0	0	

[Number of Bytes/Number of Cycles]

1/27

*1 If you specify the target address of the BRK interrupt by use of the interrupt table register (INTB), the number of cycles shown in the table increases by two. At this time, set FF16 in addresses FFFE416 through FFFE716.

BSET

(1) BSET:G	dest				
b7 0 1 1 1 1	b0 b7	0 0 1	DEST	dest code	١
		<u> </u>		dsp16	
d	est	DEST	de	est	DEST
	bit,R0	0000	haaay@[An]	base:8[A0]	1000
bit,Rn	bit,R1	0001	base:8[An]	base:8[A1]	1001
טוגרוו	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
hit An	bit,A0	0100		base:16[A0]	1100
bit,An	bit,A1	0101	base:16[An]	base:16[A1]	1101
[4n]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
[An]	[A1]	0111	bit,base:16	bit,base:16	1111

dest	bit,Rn	bit,An	[An]	base:8	bit,base:8	base:16	bit,base:16	bit,base:16
4001	~,.	,		[An]	[SB/FB]	[An]	[SB]	,
Bytes/Cycles	3/2	3/2	2/6	3/6	3/3	4/6	4/3	4/3

BSET (2) BSET:S bit, base:11[SB] b7 b0 dest code 0 1 0 0 1 BIT dest code

[Number of Bytes/Number of Cycles]

Bvtes/Cvcles	2/3
By 100/ Cyclob	2/5

BTST

(1) BTST:G	src				
b7	b0 b	7	b0	src code	_
0 1 1 1		1 0 1 1	SRC	dsp8	
				dsp16	
	src	SRC	S	SRC	
	bit,R0	0000	hoco:9[Ap]	base:8[A0]	1000
bit,Rn	bit,R1	0001	base:8[An]	base:8[A1]	1001
טונ,רגוו	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
bit,An	bit,A0	0100	base:16[An]	base:16[A0]	1100
bit,All	bit,A1	0101	Dase. ro[An]	base:16[A1]	1101
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
ויידין	[A1]	0111	bit,base:16	bit,base:16	1111

src	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/2	3/2	2/6	3/6	3/3	4/6	4/3	4/3

BTST

(2)	BT	ST	:S	b	it, bas	se:′	11[SB]
	b7						b0		src code
	0	1	0	1	1	BIT			dsp8

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/3

BTSTC

1) I	BT	ST	С	d	est	t							
7							b0	b7					b0
0	1	1	1	1	1	1	0	0	0	0	0	DEST	

dest code	
dsp8	
dsp16	

C	dest		de	est	DEST
	bit,R0	0000	h000.0[0n]	base:8[A0]	1000
bit,Rn	bit,R1	0001	base:8[An]	base:8[A1]	1001
DIL, KII	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
hit An	bit,A0	0100	baca:16[Ap]	base:16[A0]	1100
bit,An	bit,A1	0101	base:16[An] base:16[A1]	1101	
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
ויייז	[A1]	0111	bit,base:16	bit,base:16	1111

dest	bit,Rn	bit,An	[An]	base:8	bit,base:8	base:16	bit,base:16	bit,base:16
		DIL,AIT	[All]	[An]	[SB/FB]	[An]	[SB]	Dit,Dase. 10
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4

BTSTS

(1) BTSTS dest

b7 0 1 1 1	b0 b7	0 0 1	DEST	dest code	
	dest	DEST	de	est	DEST
	bit,R0	0000	h e e e vO[A m]	base:8[A0]	1000
bit,Rn	bit,R1	0001	base:8[An]	base:8[A1]	1001
טוג,אח	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
hit An	bit,A0	0100		base:16[A0]	1100
bit,An	bit,A1	0101	base:16[An]	base:16[A1]	1101
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
	[A1]	0111	bit,base:16	bit,base:16	1111

[Number of Bytes/Number of Cycles]

dest	bit,Rn	bit,An	[An]	base:8 [An]	bit,base:8 [SB/FB]	base:16 [An]	bit,base:16 [SB]	bit,base:16
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4

BXOR

1) BXOR	src				
b7	b0 b7		b0	src code	
0 1 1 1	1 1 1 0 1	1 0 0	SRC	dsp8	
				dsp16	
	src	SRC	S	rc	SRC
hit Da	bit,R0	0000	hooo.9[An]	base:8[A0]	1000
	bit,R1	0001	base:8[An]	base:8[A1]	1001
bit,Rn	bit,R2	0010	bit,base:8	bit,base:8[SB]	1010
	bit,R3	0011	[SB/FB]	bit,base:8[FB]	1011
hit An	bit,A0	0100		base:16[A0]	1100
bit,An	bit,A1	0101	base:16[An]	base:16[A1]	1101
[An]	[A0]	0110	bit,base:16[SB]	bit,base:16[SB]	1110
	[A1]	0111	bit,base:16	bit,base:16	1111

src	bit,Rn bit,An	bit,Rn	bit,An	[An]	base:8	bit,base:8	base:16	bit,base:16	bit,base:16
				[An]	[SB/FB]	[An]	[SB]		
Bytes/Cycles	3/3	3/3	2/7	3/7	3/4	4/7	4/4	4/4	

(1) CMP.size:G	#IMM, de b0 b7 1 1 SIZE 1 0		 Т ([dest code dsp8 dsp16/abs16 #IMM8 #IMM16					
.size SIZE	de	est	DEST	de	est	DEST			
.B 0		R0L/R0	0000	dop.0[Ap]	dsp:8[A0]	1000			
.W 1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001			
		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010			
		R1H/R3	0011	ပရာ.စ(၁၀/၉၀)	dsp:8[FB]	1011			
	A - a	A0	0100	dop:16[Ap]	dsp:16[A0]	1100			
	An	A1	0101	dsp:16[An]	dsp:16[A1]	1101			
	[4]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110			
	[An]	[A1]	0111	abs16	abs16	1111			

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

*1 If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

(2) CMP	.size	e:Q	#IMM	, dest			
b7			b0 I	o7		b0	dest code
1 1 0) 1	0	O O SIZE	IMM4	DE	ST	dsp8
						l	dsp16/abs16
.size	SIZE	Γ	#IMM	IMM4	#IMM	IMM4	
.В	0	1	0	0000	-8	1000	
.W	1		+1	0001	-7	1001	
			+2	0010	-6	1010	
			+3	0011	-5	1011	
			+4	0100	-4	1100	
			+5	0101	-3	1101	
			+6	0110	-2	1110	
			+7	0111	-1	1111	
		_					•

	dest	DEST	d	est	DEST
	R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011		dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
An	A1	0101	usp. ro[An]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[All]	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3

(3) CMP.B:S #IMM8, dest

b7 1 1 1 0 0	DEST #	IMM	8	(dest code
					abs16
de	est	D	ES	Т	
Rn	R0H	0	1	1	
	R0L	1	0	0	
dsp:8[SB/FB]	dsp:8[SB]	1	0	1	
	dsp:8[FB]	1	1	0	
abs16	abs16	1	1	1	

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/3	4/3

(4) CMP.size:G	src, dest					
b7	b0 b7		b0	src code	dest co	de .
1 1 0 0 0	O O SIZE S	SRC DES	ҕтไ [dsp8	dsp8	
				dsp16/abs16	dsp16/al	os16
.size SIZE	src	/dest	SRC/DEST	src	dest	SRC/DEST
.B 0		R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
.W 1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	AII	A1	0101	usp. ro[All]	dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	נייז	[A1]	0111	abs16	abs16	1111

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4

(5) CMP.B:S	src, R0L/R0H										
$\begin{array}{c cccc} b & & & \text{src code} \\ \hline 0 & 0 & 1 & 1 & 1 & \text{DEST} & \text{SRC} \\ \hline & & & & & & \\ \hline & & & & & \\ \hline & & & &$											
S	rc	SR	C		dest	DEST					
Rn	R0L/R0H	0	0		R0L	0					
dsp:8[SB/FB]	dsp:8[SB]	0	1		R0H	1					
	dsp:8[FB]	1	0								
abs16	abs16	1	1								

[Number of Bytes/Number of Cycles]

src	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/2	2/3	3/3

DADC

(1) DADC.B #IMM8, R0L

b7							b0	b7							bC	
0	1	1	1	1	1	0	0	1	1	1	0	1	1	1	0	#IMM8

Bytes/Cycles	3/5

DADC

(2	2)	DA	D	C.W	/ #	IM	M1	6, F	RO								
b	7							b0	b7							bC	<u>)</u>
	0	1	1	1	1	1	0	1	1	1	1	0	1	1	1	0	#IMM16

[Number of Bytes/Number of Cycles]

Bytes/Cycles	4/5

DADC (3) DADC.B R0H, R0L b7 b0 b7 b0 0 1 1 1 0 0 1 1

I	Number of B	vtes/Number	of	Cycles 1	
		y cosi i uniber	U 1	Oycica j	

Bytes/Cycles	2/5

DADC

(4)	DA	DC.V	V R1,	R0
-----	----	------	-------	----

b7						b0	b7							b0
0 1	_ 1	1	1	1	0	1	1	1	1	0	0	1	1	0

[Number of Bytes/Number of Cycles]

Γ	Bytes/Cycles	2/5

DADD

(1) DADD.B #IMM8, ROL b7 b0 b7 b0 0 1 1 1 1 1 0 0 1 1 0 0 1 #IMM8

Bytes/Cycles	3/5

DADD

(2) DADD.W #IMM16, R0

b7							b0	b7							bC	2
0	1	1	1	1	1	0	1	1	1	1	0	1	1	0	0	#IMM16

[Number of Bytes/Number of Cycles]

Bytes/Cycles	4/5
, ,	., •

DADD

(3) DADD.B R0H, R0L

b7						b0	b7							b0
0 1	1	1	1	1	0	0	1	1	1	0	0	1	0	0

Bytes/Cycles	2/5
--------------	-----

DADD

(4)	DA	D).W	R	21,	R0									
	b7							b0	b7							b0
	0	1	1	1	1	1	0	1	1	1	1	0	0	1	0	0

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/5

DEC

(1) DEC.B dest dest code <u>b7</u> b0 dsp8 0 1 DEST 0 1 1 abs16 dest DEST R0H 0 1 1 Rn R0L 1 0 0 dsp:8[SB] 1 0 1 dsp:8[SB/FB] dsp:8[FB] 1 1 0 abs16 abs16 1 1 1

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/1	2/3	3/3


DEC (2) DEC.W dest b7 b0 1 1 1 1 DEST 0 1 0

dest	DEST
A0	0
A1	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles	1/1

DIV



[Number of Bytes/Number of Cycles]

Bytes/Cycles 3/22

*2 The number of cycles may decrease when an overflow occurs or depending on the value of the divisor or dividend.

^{*1} If the size specifier (.size) is (.W), the number of bytes and cycles above are increased by 1 and 6, respectively.

DIV

(2) DIV.size si	rc					
b7	b0 b7		b0	src code		
0 1 1 1 0	1 1 SIZE 1 1	0 1 SR0	╤╷╢╽└	dsp8		
				dsp16/abs16		
.size SIZE	S	rc	SRC	S	rc	SRC
.B 0		R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W 1	Rn	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
	KII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
		A1	0101		dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	التحيا	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/22	2/22	2/24	3/24	3/24	4/24	4/24	4/24


*1 If the size specifier (.size) is (.W), the number of cycles above is increased by 6.

*2 The number of cycles may decrease when an overflow occurs or depending on the value of the divisor or dividend.

(1) DIVU.size #IMM

1

.W



[Number of Bytes/Number of Cycles]

Bytes/Cycles 3/18

*3 If the size specifier (.size) is (.W), the number of bytes and cycles above are increased by 1 and 7, respectively.

^{*2} The number of cycles may decrease when an overflow occurs or depending on the value of the divisor or dividend.

DIVU

(2) DI\	/U.siz	e	src					
b7 0 1	1 1	0	b0 b7 1 1 SIZE 1 1	_0_0 SRC		src code dsp8 dsp16/abs16		
.size	SIZE		S	rc	SRC	s	rc	SRC
.В	0			R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W	1		Rn	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
				R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
				R1H/R3	0011		dsp:8[FB]	1011
			An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
			AII	A1	0101	usp. ro[All]	dsp:16[A1]	1101
			[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
			וייכין	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/18	2/18	2/20	3/20	3/20	4/20	4/20	4/20

*1 If the size specifier (.size) is (.W), the number of cycles above is increased by 7.

*2 The number of cycles may decrease when an overflow occurs or depending on the value of the divisor or dividend.

DIVX

.В

.W

0

1

(1) DIVX.size #IMM b0 b7 b0 #IMM8 0 1 1 0 SIZE 1 1 1 0 0 0 1 1 1 1 1 #IMM16 SIZE .size

[Number of Bytes/Number of Cycles]

Bytes/Cycles 3/22

*2 The number of cycles may decrease when an overflow occurs or depending on the value of the divisor or dividend.

*3 If the size specifier (.size) is (.W), the number of bytes and cycles above are increased by 1 and 6, respectively.

DIVX

(2) DIVX.size	src					
b7	b0 b7		b0	src code		
0 1 1 1 0	1 1 SIZE 1 0	0 1 SRC		dsp8		
				dsp16/abs16		
.size SIZE	S	rc	SRC	s	rc	SRC
.B 0		R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W 1	Rn	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	All	A1	0101	usp. ro[Ali]	dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	נייאן	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]


src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/22	2/22	2/24	3/24	3/24	4/24	4/24	4/24

*1 If the size specifier (.size) is (.W), the number of cycles above is increased by 6.

*2 The number of cycles may decrease when an overflow occurs or depending on the value of the divisor or dividend.

DSBB

(1) DSBB.B #IMM8, R0L



[Number of Bytes/Number of Cycles]

Bytes/Cycles 3/4

DSBB

(2) DSBB.W	#IMM16, R0	1		
b7	b0 b7	,	b0	
0 1 1 1	1 1 0 1 1	1 1 0	1 1 1 1	#IMM16

[Number of Bytes/Number of Cycles]

Bytes/Cycles 4/4

DSBB (3) DSBB.B R0H, R0L b7 b0 b7 0 1 1 0 0 1 1 1

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/4

b0

1

DSBB

(4)	DS	BE	3.W	F	R1 ,	R0									
	b7							b0	b7							b0
	0	1	1	1	1	1	0	1	1	1	1	0	0	1	1	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/4

DSUB

(1)	DS	UE	B.B	#	IM	M 8	, R(0L								
Ł	o7							b0	b7							bC	
	0	1	1	1	1	1	0	0	1	1	1	0	1	1	0	1	#IMM8

Bytes/Cycles	3/4

DSUB

(2) DSUB.W	#IMM16, R	0		
b7	b0	57	b0	
0 1 1 1	1 1 0 1	1 1 1 0	1 1 0 1	#IMM16

[Number of Bytes/Number of Cycles]

Bytes/Cycles 4/4

DSUB (3) DSUB.B ROH, ROL b7 b0 b7 b0 0 1 1 1 1 1 0 0 1 1 1 0 0 1 0 1

Bytes/Cycles	2/4

DSUB

(4)	DS	UE	B.W	R	1,	R0									
b7							b0	b7							b0
0	1	1	1	1	1	0	1	1	1	1	0	0	1	0	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles 2	2/4
----------------	-----

ENTER

(1) ENTER	#IMM8	
b7	b0 b7	<u>b0</u>
0 1 1 1	1 1 0 0 1 1 1 1	0 0 1 0 #IMM8

Bytes/Cycles	3/4

EXITD

(1) EXITD

b7						b0	b7							b0
0 1	1	1	1	1	0	1	1	1	1	1	0	0	1	0

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/9
--------------	-----

EXTS

(1) EXTS.B	dest				
b7	b0 b7		b0	dest code	
0 1 1 1 1	1 0 0 0	1 1 0	DEST	dsp8	
				dsp16/abs16	
de	est	DEST	de	est	DEST
	R0L	0000	dop:9[Ap]	dsp:8[A0]	1000
Rn		0001	dsp:8[An]	dsp:8[A1]	1001
	R1L	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		0011		dsp:8[FB]	1011
		0100	dsp:16[An]	dsp:16[A0]	1100
		0101	usp. ro[An]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
נייז	[A1]	0111	abs16	abs16	1111

*1 Marked by --- cannot be selected.

dest	Rn	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/3	2/5	3/5	3/5	4/5	4/5	4/5

EXTS

(2)	EX	TS	.W	R	0										
	b7							b0	b7							b0
	0	1	1	1	1	1	0	0	1	1	1	1	0	0	1	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/3

FCLR

(1)	FC	LR		d	est	t							
ļ	o7							b0	b7					b0
	1	1	1	0	1	0	1	1	0	DEST	0	1	0	1
1	Ь	est		DE	ST	1								

dest	DEST						
С	0	0	0				
D	0	0	1				
Z	0	1	0				
S	0	1	1				
В	1	0	0				
0	1	0	1				
Ι	1	1	0				
U	1	1	1				

Bytes/Cycles	2/2

FSET


(1) FSET dest b7 b0 b7 b0 1 1 1 0 1 0 1 1 0 DEST 0 1 0 0

dest	DEST
С	0 0 0
D	001
Z	010
S	011
В	100
0	101
Ι	1 1 0
U	1 1 1

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/2

INC



dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/1	2/3	3/3

INC


((2) INC.W			1	d	est	t	
	b7							b0
	1	0	1	1	DEST	0	1	0

dest	DEST
A0	0
A1	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles	1/1

(1) INT #IMM



[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/19

INT

INTO (1) INTO 1 0 1 1 1 0 1 1

[Number of Bytes/Number of Cycles]

Bytes/Cycles	1/1

*1 If the O flag = 1, the number of cycles above is increased by 19.

b0

JCnd

1 0 1

0 1

(1) J <i>Cnd</i>	label	
b7		b0

label code dsp8

dsp8 = address indicated by label - (start address of instruction + 1)

Cnd	CND)	Cnd	C	CNE)
GEU/C	0	0	0	LTU/NC	1	0	0
GTU	0	0	1	LEU	1	0	1
EQ/Z	0	1	0	NE/NZ	1	1	0
Ν	0	1	1	ΡZ	1	1	1

CND

[Number of Bytes/Number of Cycles]

Bytes/Cycles 2/2

*2 If branched to label, the number of cycles above is increased by 2.

J*Cnd*

(2) J <i>Cnc</i>	d lab	bel				
b7		b0	b7		b(label code
0 1 1	11	1 0 1	1 1 0	0	CND	dsp8
dsp8 =ad	dress indi	cated by	label – (si	art a	ddress of ins	struction + 2)
Cnd	CND	Cnd	CND			
LE	1000	GT	1100			
0	1001	NO	1101			
GE	1010	LT	1110			

[Number of Bytes/Number of Cycles]

Bytes/Cycles	3/2
--------------	-----

*1 If branched to label, the number of cycles above is increased by 2.

(1) JMP.S label

b7					b0
0	1	1	0	0	dsp

dsp = address indicated by label – (start address of instruction + 2)

[Number of Bytes/Number of Cycles]

Bytes/Cycles	1/5

JMP

JMP

(2) JM	P.B	le	ape) (
b7					b0	label code
1 1	1 1	1	1	1	0	dsp8

dsp8 = address indicated by label - (start address of instruction + 1)

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/4
--------------	-----

JMP

1

(3) JMP.W label

1 1 1

			b0	label code
0	1	0	0	dsp16

dsp16 = address indicated by label – (start address of instruction + 1)

Bytes/Cycles	3/4
Bytee, Cyclee	5/4

JMP

(4) JMP.A label									
b7	,							b0	label code
ſ	1	1	1	1	1	1	0	0	abs20

[Number of Bytes/Number of Cycles]

Bytes/Cycles	4/4
--------------	-----

JMPI

(1).	JM	PI.	W	S	rc											
Ł	57							b0	b7					b0	,	src code	,
	0	1	1	1	1	1	0	1	0	0	1	0	SRC		(dsp8 dsp16/abs16	3
																dsp20	
					sre	C					SR	С			sr	C	SRC
- 1						Rυ				0	\cap	00				den:8[A0]	1000

	R0	0000	dop:9[Ap]	dsp:8[A0]	1000
Rn	R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R3	0011		dsp:8[FB]	1011
An	A0	0100	dsp:20[An]	dsp:20[A0]	1100
AII	A1	0101	usp.zo[Ali]	dsp:20[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[AII]	[A1]	0111	abs16	abs16	1111

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:20[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/7	2/7	2/11	3/11	3/11	5/11	4/11	4/11

JMPI (2) JMPI.A src src code b0 b7 b0 SRC dsp8 0 1 0 1 0 0 0 0 1 1 1 1 dsp16/abs16 dsp20 1111 src SRC src SRC 0000 dsp:8[A0] 1000 R2R0 dsp:8[An] 0001 1001 dsp:8[A1] R3R1 Rn 0010 1010 dsp:8[SB] --dsp:8[SB/FB] 0011 dsp:8[FB] 1011 ----1100 0100 dsp:20[A0] A1A0 An dsp:20[An] 0101 1101 dsp:20[A1] ----0110 dsp:16[SB] dsp:16[SB] 1110 [A0] [An] 0111 abs16 abs16 1111 [A1]


*1 Marked by --- cannot be selected.

[Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:20[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/6	2/6	2/10	3/10	3/10	5/10	4/10	4/10

JMPS

(1) JMPS #IMM8



Bytes/Cycles	2/9

JSR

(1)	JS	R.\	N	la	abe	el		
<u>b</u> 7							b0	label code
1	1	1	1	0	1	0	1	dsp16
dsp	o16	= a	ddr	ess	ind	icat	ed b	y label – (start address of instruction + 1)

[Number of Bytes/Number of Cycles]

Bytes/Cycles	3/8

(2) JSR.A	label	
b7		b

1 1 1 1 1 0

label code
abs20

[Number of Bytes/Number of Cycles]

1

Bytes/Cycles	4/9


JSRI

1) JSRI	w.	S	rc									
7					b0	b7				b0	src code)
0 1 1	1	1	1	0	1	0	0 '	1 1	SRC	1	dsp8	
											dsp16/ab	s16
											dsp	20
		sro	;				S	RC		5	src	SRC
		F	२ 0				0.0	000	dsp:8[Ar	.1	dsp:8[A0]	1000
Rn		F	२ 1				0.0	001	usp.o[Ai	IJ	dsp:8[A1]	1001
		F	R 2				0 0	010			dsp:8[SB]	1010
		F	۲3				0 0	011	dsp:8[SB/FB]		dsp:8[FB]	1011
٨٣		1	40				0 1	00	dop:20[A	nl	dsp:20[A0]	1100
An		1	41				0 1	101	dsp:20[A	u I	dsp:20[A1]	1101
[4]]	[A0]				0 1	110	dsp:16[S	6B]	dsp:16[SB]	1110
[An]									abs16		abs16	1111

[Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:20[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/11	2/11	2/15	3/15	3/15	5/15	4/15	4/15

JSRI



	src	SRC	S	rc	SRC
	R2R0	0000	dop:0[Ap]	dsp:8[A0]	1000
Rn	R3R1	0001	dsp:8[An]	dsp:8[A1]	1001
		0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		0011		dsp:8[FB]	1011
An	A1A0	0100	dsp:20[An]	dsp:20[A0]	1100
AII		0101	usp.zo[All]	dsp:20[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[An]	[A1]	0111	abs16	abs16	1111

*1 Marked by --- cannot be selected.

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:20[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/11	2/11	2/15	3/15	3/15	5/15	4/15	4/15

JSRS

(1).	JS	RS		#	IMI	8 N		
<u>b7</u>	7							b0	
	1	1	1	0	1	1	1	1	#IMM8

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/13

LDC

(1) LDC #IMM16, dest

<u>b7</u> <u>b0 b7</u> <u>b0</u>	
1 1 1 0 1 0 1 1 0 DEST 0 0 0 0	#IMM16

dest	DEST
	000
INTBL	001
INTBH	010
FLG	011
ISP	100
SP	101
SB	1 1 0
FB	1 1 1

*1 Marked by --- cannot be selected.

Bytes/Cycles	4/2

LDC

•	src, dest			cr	a codo					
7		b0 b7	b0 src code							
0 1 1		0 1 DES	ST SRC	dsp8						
				dsp	16/abs16					
	src	SRC	s	rc	SRC	dest	DEST			
Rn	R0	0000		dsp:8[A0]	1000		000			
	R1	0001	dsp:8[An]	dsp:8[A1]	1001	INTBL	001			
	R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010	INTBH	010			
	R3	0011		dsp:8[FB]	1011	FLG	0 1 1			
An	A0	0100	dep:16[Ap]	dsp:16[A0]	1100	ISP	100			
	A1	0101	dsp:16[An]	dsp:16[A1]	1101	SP	101			
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110	SB	1 1 0			
	[A1]	0111	abs16	abs16	1111	FB	1 1 1			

*1 Marked by --- cannot be selected.

[Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3

LDCTX

b7							b0	b7							b()		
0	1	1	1	1	1	0	0	1	1	1	1	0	0	0	0		abs16	abs20

[Number of Bytes/Number of Cycles]

Bytes/Cycles	7/11+2×m

*2 m denotes the number of transfers performed.

LDE

(1) LDE.size a	bs20, dest					
b7	b0 b7		b0	dest code	src code	Э
0 1 1 1 0	1 O SIZE 1 C	T [dsp8	abs	\$20 	
				dsp16/abs16		
.size SIZE	d	est	DEST	de	est	DEST
.B 0		R0L/R0	0000	dop.0[Ap]	dsp:8[A0]	1000
.W 1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	КП	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	AII	A1	0101	usp. ro[All]	dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
		[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	5/4	5/4	5/5	6/5	6/5	7/5	7/5	7/5

LDE

(2) LDE.size dsp:20[A0], dest

		001					
b7	b0 b7		b0	dest code	src cod	src code	
0 1 1 1 0	1 0 SIZE 1	0 0 1 DES		dsp8	dsr	20	
			\	dsp16/abs16			
.size SIZE	d	lest	DEST	d	est	DEST	
.B 0		R0L/R0	0000	dop.0[Ap]	dsp:8[A0]	1000	
.W 1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001	
	КП	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010	
		R1H/R3	0011		dsp:8[FB]	1011	
	٨٣	A0	0100	dsp:16[An]	dsp:16[A0]	1100	
	An	A1	0101	usp. ro[An]	dsp:16[A1]	1101	
		[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110	
	[An]	[A1]	0111	abs16	abs16	1111	

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	5/4	5/4	5/5	6/5	6/5	7/5	7/5	7/5

LDE

(3) LD	E.size) (A	A1A0], dest					
b7			b0 b7		b0	dest code		
0 1	1 1	0	1 0 SIZE 1 0	1 0 DES	╌╹(╎	dsp8 dsp16/abs16		
		-						
.size	SIZE		de	est	DEST	d	est	DEST
.В	0			R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
.W	1		Da	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
			Rn	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
				R1H/R3	0011		dsp:8[FB]	1011
			٨n	A0	0100	dsp:16[An]	dsp:16[A0]	1100
			An	A1	0101	usp. ro[An]	dsp:16[A1]	1101
			[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
			[רייז]	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/4	2/4	2/5	3/5	3/5	4/5	4/5	4/5

LDINTB

(1) LDINTB #IMM

b7	b7 b0 b7 b0														
1	1	1	0	1	0	1	1	0	0	1	0	0	0	0	0
0	0	0	0		#IM	M1		0	0	0	0	0	0	0	0
1	1	1	0	1	0	1	1	0	0	0	1	0	0	0	0
#IMM2															

*1 #IMM1 indicates the 4 high-order bits of #IMM. #IMM2 indicates the 16 low-order bits of #IMM.

[Number of Bytes/Number of Cycles]

Bytes/Cycles 8/4

LDIPL

(1)	LD	IPL	-	#	IM	Μ								
b7	7							b0	b7						b0
()	1	1	1	1	1	0	1	1	0	1	0	0	#IMM	

.....

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/2
--------------	-----

.

_

MOV

(1) MOV.size:G #IMM, dest												
b7	b0 b7		<u>b0</u>	dest code								
0 1 1 1 0	1 0 SIZE 1 1	Ţ([dsp8 dsp16/abs16	#IMM8	š							
.size SIZE	d	est	DEST	d	est	DEST						
.B 0		R0L/R0	0000	dop.0[Ap]	dsp:8[A0]	1000						
.W 1	Dn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001						
	Rn	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010						
		R1H/R3	0011		dsp:8[FB]	1011						
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100						
	An [An]		0101	usp. ro[An]	dsp:16[A1]	1101						
			0110	dsp:16[SB]	dsp:16[SB]	1110						
	ורייו	[A1]	0111	abs16	abs16	1111						

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/3	4/3	4/3	5/3	5/3	5/3

*1 If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

MOV

(2) MC)V.siz	e:Q	#IMN	l, dest			
ł	57			b0	b7		b0	dest code
	1 1	0 1	1	O O SIZE	IMM4	DE	ST	dsp8
								dsp16/abs16
	.size	SIZE		#IMM	IMM4	#IMM	IMM4	
	.В	0		0	0000	-8	1000	
	.W	1		+1	0001	-7	1001	
				+2	0010	-6	1010	
				+3	0011	-5	1011	
				+4	0100	-4	1100	
				+5	0101	-3	1101	
				+6	0110	-2	1110	
				+7	0111	-1	1111	

	dest	DEST	d	est	DEST
	R0L/R0	0000	dop:0[Ap]	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
RII	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011		dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
An	A1	0101		dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[ריי]	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/2	3/2	3/2	4/2	4/2	4/2

MOV

(3) MOV.B:S #IMM8, dest

b7	b0		dest code
	DEST #		dsp8
		l	abs16
de	est	DEST	
Rn	R0H	0 1	1
	R0L	1 0	0
dsp:8[SB/FB]	dsp:8[SB]	1 0	1
	dsp:8[FB]	1 1	0
abs16	abs16	1 1	1

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/2	4/2

MOV

(4)	MC)V.s	siz	e:S		#IMM, dest				
	57	0.75	4	0	DEOT		4	b0	#	MM8	
	1	SIZE	1	0	DEST	0	1	0			
										#IMM16	5
	.si	ze	SIZ	Έ]		(dest		DEST	
		В	1			A0)			0	
	.\	N	0			A1				1	


[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/1
--------------	-----

*1 If the size specifier (.size) is (.W), the number of bytes and cycles above are increased by 1 and 1, respectively.

MOV

(5) MOV.B:Z #0, dest



dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/1	2/2	3/2

(6) MOV	.size:G	src, dest					
b7		b0 b7		b0	src code	dest co	ode
0 1 1	1 0	0 1 SIZE S	SRC D	DEST	dsp8	dsp8	
				Į	dsp16/abs16	dsp16/a	bs16
.size S	IZE	src	/dest	SRC/DEST	src	dest	SRC/DEST
.B	0		R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
.W	1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
			R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
			R1H/R3	0011		dsp:8[FB]	1011
		٨٣	A0	0100	dsp:16[An]	dsp:16[A0]	1100
		An	A1	0101	usp. ro[An]	dsp:16[A1]	1101
	[4]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110	
		[An]	[A1]	0111	abs16	abs16	1111

dest src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/2	3/2	3/2	4/2	4/2	4/2
An	2/2	2/2	2/2	3/2	3/2	4/2	4/2	4/2
[An]	2/3	2/3	2/3	3/3	3/3	4/3	4/3	4/3
dsp:8[An]	3/3	3/3	3/3	4/3	4/3	5/3	5/3	5/3
dsp:8[SB/FB]	3/3	3/3	3/3	4/3	4/3	5/3	5/3	5/3
dsp:16[An]	4/3	4/3	4/3	5/3	5/3	6/3	6/3	6/3
dsp:16[SB]	4/3	4/3	4/3	5/3	5/3	6/3	6/3	6/3
abs16	4/3	4/3	4/3	5/3	5/3	6/3	6/3	6/3


(7) MOV.B:S src, dest									
b7	b0	sr	c coc	le	_				
0 0 1 1 0 DEST SRC abs16									
S	rc	SR	C		dest	DEST			
Rn	R0L/R0H	0	0		A0	0			
	R0L/R0H dsp:8[SB]	0 0	0 1		A0 A1	0			
Rn dsp:8[SB/FB]		-	-			0			

[Number of Bytes/Number of Cycles]

src	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/2	2/3	3/3

MOV

(8) MOV.B:S R0L/R0H, dest



abs16

[Number of Bytes/Number of Cycles]

dest	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/2	3/2

abs16

1 1

(9) MOV.B:S	(9) MOV.B:S src, R0L/R0H										
b7	b0 src code										
0 0 0 1 DEST SRC abs16											
s	rc	SR	С		dest	DEST					
Rn	R0L/R0H	0	0		R0L	0					
dsp:8[SB/FB]	dsp:8[SB]	0	1		R0H	1					
	dsp:8[FB]	1	0								
abs16	abs16	1	1								

[Number of Bytes/Number of Cycles]

src	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/2	2/3	3/3

MOV

(10) MOV.size:G dsp:8[SP], dest

b7 0 1 1 1 0	ьо ь7 1 0 SIZE 1 С	0 1 1 DES	b0 T	dest code	src code]
.size SIZE	d	est	DEST	de	est	DEST
.B 0		R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
.W 1	1 Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	4.0	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	An	A1	0101	usp. ro[An]	dsp:16[A1]	1101
		[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[An]	[A1]	0111	abs16	abs16	1111


dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/3	4/3	4/3	5/3	5/3	5/3

(11) MOV.size:	G src, dsp:	8[SP]				
b7	b0 b7		b0	src code	dest code	
0 1 1 1 0	1 0 SIZE 0 0	1 1 SRC		dsp8	dsp8	
				dsp16/abs16		
.size SIZE	S	rc	SRC	S	rc	SRC
.B 0		R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W 1	Rn –	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	AII	A1	0101		dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	ורייז	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4

MOVA



src	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	4/2	4/2	4/2

MOV*Dir*

•	(1) MOV <i>Dir</i> R0L, dest												
	o7		b0 b7	b0									
	0 1 1 1	I 1 1 0	0 1 0 DIR	DEST	dsp8								
			_		dsp16/abs16								
	Dir	DIR											
	LL	0 0											
	LH	1 0											
	HL	0 1											
	HH	1 1											

d	est	DEST	de	est	DEST
		0000	dop:9[Ap]	dsp:8[A0]	1000
Rn	R0H	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H	0011		dsp:8[FB]	1011
An			dsp:16[An]	dsp:16[A0]	1100
AII		0101		dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
נריין	[A1]	0111	abs16	abs16	1111

*1 Marked by - - - cannot be selected.

dest	Rn	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
MOVHH,	2/4	2/5	3/5	3/5	4/5	4/5	4/5
MOVLL	<i>ב</i> / 1	2,0	0/0	0,0	1/0	1/0	1/0
MOVHL,	2/7	2/8	3/8	3/8	4/8	4/8	4/8
MOVLH	<i>ב</i> , 1	2,0	0/0	0,0	-7/0	-70	-, U

MOV*Dir*

LH

HL

ΗH

(2) MOV <i>Dir</i> src, R0L											
	b7		b0 b7		b0	dest code					
	0 1 1 1	I 1 1 0	000	DIR SRC		dsp8					
						dsp16/abs16					
	Dir	DIR									
	LL	0 0									

S	src	SRC	s	rc	SRC
	R0L	0000	dop:9[Ap]	dsp:8[A0]	1000
Rn	R0H	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H	0011		dsp:8[FB]	1011
An			dsp:16[An]	dsp:16[A0]	1100
AII		0101		dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[AII]	[A1]	0111	abs16	abs16	1111

*1 Marked by - - - cannot be selected.

1 0

0 1

1 1

SIC	Rn	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
MOVHH,	2/3	2/5	3/5	3/5	4/5	4/5	4/5
MOVLL	2/5	2/5	5/5	0/0	4/5	4/5	ч/ J
MOVHL,	2/6	2/8	3/8	3/8	4/8	4/8	4/8
MOVLH	2/0	2/0	5/0	5/0	4/0	4/0	-7/U

MUL

(1) MU	JL.size	e #	MM, dest					
b7			b0 b7		b0	dest code	_	
0 1	1 1	1	1 0 SIZE 0 1	0 1 DES	T	dsp8 dsp16/abs16	#IMM8 #IMM16	3
.size	.size SIZE dest				DEST	de	DEST	
.В	0			R0L/R0	0000	dop:0[Ap]	dsp:8[A0]	1000
.W	1		Rn	/R1	0001	dsp:8[An]	dsp:8[A1]	1001
		-	КШ	R1L/	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
					0011		dsp:8[FB]	1011
			An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
			AII		0101	usp. ro[All]	dsp:16[A1]	1101
	[An] [A0] [A1]			[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
			[A1]	0111	abs16	abs16	1111	
			*1 Marked by -	cannot he se	lactad			

*1 Marked by - - - cannot be selected.

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/4	3/4	3/5	4/5	4/5	5/5	5/5	5/5

*2 If dest is Rn or An while the size specifier (.size) is (.W), the number of bytes and cycles above are increased by 1 each.

*3 If dest is neither Rn nor An while the size specifier (.size) is (.W), the number of bytes and cycles above are increased by 1 and 2, respectively.

MUL

(2) MUL.size	src, dest					
b7	b0	57	b0 _	src code	_ dest co	ode .
0 1 1 1	1 O O SIZE	SRC DE	ST	dsp8 dsp16/abs16	dsp8 dsp16/a	bs16
.size SIZE		SIC	SRC			
.B 0		R0L/R0	0000	– dsp:8[An]	dsp:8[A0]	1000
.W 1	Dr	R0H/R1	0001		dsp:8[A1]	1001
	Rn	R1L/R2	0010		dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	All	A1	0101	usp. ro[An]	dsp:16[A1]	1101
	[An]		0110	dsp:16[SB]	dsp:16[SB]	1110
			0111	abs16	abs16	1111
		[A1]		40310	40310	

d	est	DEST	de	est	DEST
	R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
Rn	/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		0011		dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
All		0101		dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
ורייין	[A1]	0111	abs16	abs16	1111

*1 Marked by - - - cannot be selected.

[Number of Bytes/Number of Cycles]

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/4	2/4	2/5	3/5	3/5	4/5	4/5	4/5
An	2/4	2/5	2/5	3/5	3/5	4/5	4/5	4/5
[An]	2/6	2/6	2/6	3/6	3/6	4/6	4/6	4/6
dsp:8[An]	3/6	3/6	3/6	4/6	4/6	5/6	5/6	5/6
dsp:8[SB/FB]	3/6	3/6	3/6	4/6	4/6	5/6	5/6	5/6
dsp:16[An]	4/6	4/6	4/6	5/6	5/6	6/6	6/6	6/6
dsp:16[SB]	4/6	4/6	4/6	5/6	5/6	6/6	6/6	6/6
abs16	4/6	4/6	4/6	5/6	5/6	6/6	6/6	6/6

*2 If src is An and dest is Rn while the size specifier (.size) is (.W), the number of cycles above is increased by 1.

*3 If src is not An and dest is Rn or An while the size specifier (.size) is (.W), the number of cycles above is increased by 1.

*4 If dest is neither Rn nor An while the size specifier (.size) is (.W), the number of cycles above is increased by 2.

MULU

(1) MULU.size	#IMM, de b0 b7 1 0 SIZE 0 1	st _0_0 DES		dest code	#IMM8 	3
.size SIZE	de	est	DEST	de	est	DEST
.B 0	Rn	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W 1		/R1	0001		dsp:8[A1]	1001
		R1L/	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
			0011	ပရာ.စ(၁၀/၉၀)	dsp:8[FB]	1011
	٨	A0	0100	dop:16[Ap]	dsp:16[A0]	1100
	An		0101	dsp:16[An]	dsp:16[A1]	1101
		[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[An]	[A1]	0111	abs16	abs16	1111
	*1 Markad by	cannot bo col	o oto d			

*1 Marked by - - - cannot be selected.

[Numbera of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/4	3/4	3/5	4/5	4/5	5/5	5/5	5/5

*2 If dest is Rn or An while the size specifier (.size) is (.W), the number of bytes and cycles above are increased by 1 each.

*3 If dest is neither Rn nor An while the size specifier (.size) is (.W), the number of bytes and cycles above are increased by 1 and 2, respectively.

MULU

(2) MU	JLU.si	ze	src, dest					
b7			b0 b7		b0	src code	dest co	de .
0 1 1 1 0 0 0 SIZE SRC C					БТ	dsp8	dsp8	
						dsp16/abs16	dsp16/at	
.size	SIZE		S	rc	SRC	S	rc	SRC
.В	0			R0L/R0	0000	dop.0[Ap]	dsp:8[A0]	1000
.W	1		Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
		-	КП	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
				R1H/R3	0011		dsp:8[FB]	1011
			۸n	A0	0100	dsp:16[An]	dsp:16[A0]	1100
			An	A1	0101	usp. ro[Ali]	dsp:16[A1]	1101
			[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
			נרייז	[A1]	0111	abs16	abs16	1111

de	est	DEST	de	est	DEST
Rn	R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
	/R1	0001	usp.o[All]	dsp:8[A1]	1001
	R1L/	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		0011		dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
AII		0101		dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

*1 Marked by - - - cannot be selected.

[Number of Bytes/Number of Cycles]

dest src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/4	2/4	2/5	3/5	3/5	4/5	4/5	4/5
An	2/4	2/5	2/5	3/5	3/5	4/5	4/5	4/5
[An]	2/6	2/6	2/6	3/6	3/6	4/6	4/6	4/6
dsp:8[An]	3/6	3/6	3/6	4/6	4/6	5/6	5/6	5/6
dsp:8[SB/FB]	3/6	3/6	3/6	4/6	4/6	5/6	5/6	5/6
dsp:16[An]	4/6	4/6	4/6	5/6	5/6	6/6	6/6	6/6
dsp:16[SB]	4/6	4/6	4/6	5/6	5/6	6/6	6/6	6/6
abs16	4/6	4/6	4/6	5/6	5/6	6/6	6/6	6/6

*2 If src is An and dest is Rn while the size specifier (.size) is (.W), the number of cycles above is increased by 1.

*3 If src is not An and dest is Rn or An while the size specifier (.size) is (.W), the number of cycles above is increased by 1.

*4 If dest is neither Rn nor An while the size specifier (.size) is (.W), the number of cycles above is increased by 2.

NEG

(1) NEG.size	dest					
b7	b0 b7		b0	dest code		
0 1 1 1 0	0 1 0 SIZE O	1 0 1 DES	т [dsp8		
				dsp16/abs16		
.size SIZE		dest	DEST	d	est	DEST
.B 0		R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W 1	Rn	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	An	A1	0101		dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	ניילין	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3

NOP

(1) NOP

b7							<u>b0</u>
0	0	0	0	0	_ 1	0	0

Bvtes/Cvcles	1/1
Bytes/Cycles	1/ 1


NOT

(1) NO)T.size	e:G	dest						
b7			b0 b7		b0	dest code			
0 1 1 1 0 1 0 SIZE 0 1 1 1 DEST									
		_			l L	dsp16/abs16			
.size	SIZE		de	est	DEST	de	est	DEST	
.В	0			R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000	
.W	1		Rn	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001	
			RII.	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010	
				R1H/R3	0011		dsp:8[FB]	1011	
			An	A0	0100	dsp:16[An]	dsp:16[A0]	1100	
			All	A1	0101	usp. ro[All]	dsp:16[A1]	1101	
		[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110		
			נייז	[A1]	0111	abs16	abs16	1111	

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3

NOT



dest	Rn	dsp:8[SB/FB]	abs16	
Bytes/Cycles	1/1	2/3	3/3	

OR


(1) OR	.size:	G	#IMM, de	st				
b7			b0 b7		<u>b0</u>	dest code	•	
0 1	1 1	0	1 1 SIZE O O	1 1 DE	ST	dsp8	#IMM8	
						dsp16/abs16	#IMM16	<u>6</u>
.size	SIZE		dest		DEST	d	est	DEST
.В	0			R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W	1		Rn	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
		-	ι κιι	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
				R1H/R3	0011		dsp:8[FB]	1011
			An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
				A1	0101		dsp:16[A1]	1101
			[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[An]		ויירין	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4
*4 If the almost and	: (:	(= := =) :=	() () 4		f hut a a have	1	h	

*1 If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

(2) OR.B:S #IMM8, dest



[Number of Bytes/Number of Cycles]

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/3	4/3

OR

OR

(3) OR.size:G	src, dest					
b7	b0 b7		b0 .	src code	dest co	ode .
1 0 0 1 1	O O SIZE S	SRC DES	ят 🚺	dsp8	dsp8	
				dsp16/abs16	dsp16/a	bs16
.size SIZE	Src	/dest	SRC/DEST	Src	/dest	SRC/DEST
.B 0		R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W 1	Rn	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
	КП	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	AII	A1	0101		dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	ורייז	[A1]	0111	abs16	abs16	1111

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4

(4) OR.B:S src, R0L/R0H dest code b0 dsp8 0 0 1 DEST SRC 0 1 abs16 SRC dest src DEST R0L 0 Rn R0L/R0H 0 0 R0H 1 dsp:8[SB] 0 1 dsp:8[SB/FB] dsp:8[FB] 1 0 1 abs16 1 abs16

[Number of Bytes/Number of Cycles]

src	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/2	2/3	3/3

POP

(1) PO	P.size	e:G	dest					
b7			b0 b7		b0	dest code		
0 1	1 1	0	1 0 SIZE 1 1	0 1 DES	Ţ	dsp8	_	
						dsp16/abs16	⊥]	
.size	SIZE		de	est	DEST	de	est	DEST
.B	0			R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
.W	1		Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
		-	ι κιι	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
				R1H/R3	0011		dsp:8[FB]	1011
			An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
			<u> </u>	A1	0101		dsp:16[A1]	1101
			[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
			ויירין	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4

POP

(2) POP.B:S dest

b7							bC
1	0	0	1	DEST	0	1	0

dest	DEST
R0L	0
R0H	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles	1/3

POP

(3) POP.W:S dest

b7							bC
1	1	0	1	DEST	0	1	0

dest	DEST
A0	0
A1	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles 1/3

POPC

(1)	PO	PC	;	d	est	t								
	b7							b0	b7					b0	
	1	1	1	0	1	0	1	1	0	DEST	0	0	1	1	

dest	DEST	dest	DEST
	000	ISP	100
INTBL	001	SP	101
INTBH	010	SB	1 1 0
FLG	011	FB	1 1 1

*1 Marked by - - - cannot be selected.

[Number of Bytes/Number of Cycles]

(1) P	O	PN		d	est	t		
b7	1	1	0	1	1	0	b0 1	DEST

			de	est			
FB	SB	A1	A0	R3	R2	R1	R0
			DE	ST*²			

*2 The bit for a selected register is 1. The bit for a non-selected register is 0.

2/3

[Number of Bytes/Number of Cycles]

Bytes/Cycles

*3 If two or more registers need to be restored, the number of required cycles is 2 x m (m: number of registers to be restored).

POPM

PUSH

(1) PUSH.size:G #IMM

ł	07							b0	b7							b0	
	0	1	1	1	1	1	0	SIZE	1	1	1	0	0	0	1	0	#IMM8
	-			-	_								-				#IMM16
I	.siz	ze	SI	ZE	1												
	.B	3	()	1												
	.W	V		1													

[Number of Bytes/Number of Cycles]

Bytes/Cycles	3/2
--------------	-----

*1 If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

PUSH

(2) PUSH.size:G src

b7							b0	b7					b0	src code
0	1	1	1	0	1	0	SIZE	0	1	0	0	SRC		dsp8
														dsp16/abs16

.size	SIZE		src	SRC	S	rc	SRC
.B	0		R0L/R0	0000	dop.0[Ap]	dsp:8[A0]	1000
.W	1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
		RII.	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
			R1H/R3	0011		dsp:8[FB]	1011
		۸n	A0	0100	dsp:16[An]	dsp:16[A0]	1100
		An	A1	0101	usp. ro[An]	dsp:16[A1]	1101
		[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
		[An]	[A1]	0111	abs16	abs16	1111

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/2	2/2	2/4	3/4	3/4	4/4	4/4	4/4

PUSH

(3) PUSH.B:S src

b7							b0
1	0	0	0	SRC	0	1	0

src	SRC
R0L	0
R0H	1

[Number of Bytes/Number of Cycles]

|--|

(4) PUSH.W:S src b7 b0 1 1 0 0 SRC 0 1 0

src	SRC
A0	0
A1	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles 1/2

217

PUSH

PUSHA

(1) PUSHA src

b7	b0 src code				
0 1 1 1 1	dsp8				
				dsp16/abs16	
s	rc	SRC			
dop.0[Ap]	dsp:8[A0]	1000			
dsp:8[An]	dsp:8[A1]	1001			
dsp:8[SB/FB]	dsp:8[SB]	1010			
	dsp:8[FB]	1011			
dep:16[Ap]	dsp:16[A0]	1100			
dsp:16[An]	dsp:16[A1]	1101			
dsp:16[SB]	dsp:16[SB]	1110			
abs16	abs16	1111			

[Number of Bytes/Number of Cycles]

src	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs:16
Bytes/Cycles	3/2	3/2	4/2	4/2	4/2

PUSHC

(1) PUSHC src

b7			b0 b7								b0	
1 1	1	0	1	0	1	1	0	SRC	0	0	1	0

src	SRC	src	SRC
	000	ISP	100
INTBL	001	SP	101
INTBH	010	SB	1 1 0
FLG	011	FB	1 1 1

*1 Marked by - - - cannot be selected.

[Number of Bytes/Number of Cycles]

Bytes/Cycles 2/2

PUSHM

REIT

(1) PUSHM src b7 b0 1 1 1 0 1 1 0 0 SRC SRC

			SI	C				
R0	R1 R2 R3 A0 A1 SB FB							
SRC ^{*1}								

*1 The bit for a selected register is 1. The bit for a non-selected register is 0.

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/2×m
--------------	-------

*2 m denotes the number of registers to be saved.

(1) REIT

b7							bC
1	1	1	1	1	0	1	1

|--|

RMPA

(1) RMPA.size

b7							b0	b7							b0
0	1	1	1	1	1	0	SIZE	1	1	1	1	0	0	0	1

.size	SIZE
.B	0
.W	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles 2/4+7×m

*1 m denotes the number of operation performed.

*2 If the size specifier (.size) is (.W), the number of cycles is $(6+9 \times m)$.

ROLC

(1) ROLC.si	ze	dest							
b7		b0	b7					b0	dest code
0 1 1 1	0 1	1 SIZE	1	0	1	0	DEST		dsp8
									dsp16/abs16

.size	SIZE		dest		d	est	DEST
.B	0		R0L/R0	0000	dop.0[Ap]	dsp:8[A0]	1000
.W	1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
			R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
			R1H/R3	0011		dsp:8[FB]	1011
		An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
		An	A1	0101	usp. ro[An]	dsp:16[A1]	1101
		[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[An]		[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3

RORC

(1) RORC.size	dest b0 b7 1 1 SIZE 1 0	1 1 DES	ьо Т [dest code		
.size SIZE	de	est	DEST	de	est	DEST
.B 0		R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
.W 1	Rn	R0H/R1	0001		dsp:8[A1]	1001
	КП	R1L/R2	0010		dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An] dsp:16[A0]		1100
	All	A1	0101	usp. ro[Ali]	dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	נייז	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/3	3/3	3/3	4/3	4/3	4/3

ROT

7			b0	b7		b0	dest code
1 1	1 0	0	O O SIZE	IMM4	DE	ST	dsp8
							dsp16/abs16
.size	SIZE		#IMM	IMM4	#IMM	IMM4	1
.B	0		+1	0000	-1	1000	
.W	1		+2	0001	-2	1001	
			+3	0010	-3	1010	
			+4	0011	-4	1011	
			+5	0100	-5	1100	
			+6	0101	-6	1101	
			+7	0110	-7	1110	
			+8	0111	-8	1111	1

	dest	DEST	d	est	DEST
	R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011		dsp:8[FB]	1011
٨n	A0	0100	dsp:16[An]	dsp:16[A0]	1100
An	A1	0101	usp. ro[An]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[/~11]	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1+m	2/1+m	2/2+m	3/2+m	3/2+m	4/2+m	4/2+m	4/2+m

*1 m denotes the number of rotates performed.

ROT

(2) ROT.size F	R1H, dest					
^{b7} 0 1 1 1 0	b0 b7 1 0 SIZE 0 7	1 1 0 DES		dest code		
.size SIZE	C	lest	DEST	de	est	DEST
.B 0		R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W 1	Rn	R0H/	0001	usp.o[All]	dsp:8[A1]	1001
		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		/R3	0011		dsp:8[FB]	1011
	A m	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	An	A1	0101	usp. ro[An]	dsp:16[A1]	1101
	[4]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[An]	[A1]	0111	abs16	abs16	1111
	*1 Marked by	cannot be se	lected.			

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16			
Bytes/Cycles	Bytes/Cycles 2/2+m 2/2+m 2/3+m 3/3+m 3/3+m 4/3+m 4/3+m 4/3+m										
*2 m denotes t	2 m denotes the number of rotates performed										

*2 m denotes the number of rotates performed.

RTS

(1) RTS

b7							bC
1	1	1	1	0	0	1	1

Bytes/Cycles	1/6

SBB

(1) SBB.size #IMM, dest dest code b0 b7 b0 #IMM8 dsp8 DEST 0 1 0 SIZE O 1 1 1 1 1 1 1 dsp16/abs16 #IMM16 .size SIZE dest DEST dest DEST dsp:8[A0] .В 0 R0L/R0 0000 1000 dsp:8[An] .W 1 0001 dsp:8[A1] 1001 R0H/R1 Rn dsp:8[SB] R1L/R2 0010 1010 dsp:8[SB/FB] 0011 dsp:8[FB] R1H/R3 1011 dsp:16[A0] 1100 0100 A0 An dsp:16[An] A1 0101 dsp:16[A1] 1101 0 1 1 0 dsp:16[SB] dsp:16[SB] 1110 [A0] [An] abs16 1111 [A1] 0111 abs16

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4
4 4 16 41 1					6 1 1			


*1 If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

SBB

(2) SBB.size s	rc, dest					
b7	b0 b7		b0	src code	dest c	ode
1 0 1 1 1	0 0 SIZE S	RC DES	T I	dsp8	dsp8	
				dsp16/abs16	dsp16/a	ibs16
.size SIZE	src	dest	SRC/DEST	src	dest	SRC/DEST
.B 0		R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W 1	Rn	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
	КШ	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
		A1	0101	usp. ro[All]	dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	וייאן	[A1]	0111	abs16	abs16	1111

dest src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4

SBJNZ



dsp8(label code) = address indicated by label – (start address of instruction + 2)

.size	SIZE
.B	0
.W	1

#IMM	IMM4	#IMM	IMM4
0	0000	+8	1000
-1	0001	+7	1001
-2	0010	+6	1010
-3	0011	+5	1011
-4	0100	+4	1100
-5	0101	+3	1101
-6	0110	+2	1110
-7	0111	+1	1111

d	est	DEST	dest		DEST
	R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011		dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
AII	A1	0101	usp. ro[All]	dsp:16[A1]	1101
	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[An]	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/3	3/3	3/5	4/5	4/5	5/5	5/5	5/5

*1 If branched to label, the number of cycles above is increased by 4.

SHA

(1) SH	A.size	e #I	MM,	des	t			
b7				b0 I	b7		b0 _	dest code
1 1	1 1	0	0 0	SIZE	IMM4		ST	dsp8
								dsp16/abs16
.size	SIZE	1	#IM	М	IMM4	#IMM	IMM4	1
.В	0		+1		0000	-1	1000	1
.W	1		+2		0001	-2	1001	
			+3		0010	-3	1010	
			+4		0011	-4	1011	
			+5		0100	-5	1100	
			+6		0101	-6	1101	1
			+7		0110	-7	1110	1
			+8		0111	-8	1111]

C	lest	DEST	de	est	DEST
	R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011		dsp:8[FB]	1011
۸n	A0	0100	dsp:16[An]	dsp:16[A0]	1100
An	A1	0101	usp. ro[Ali]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[All]	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1+m	2/1+m	2/2+m	3/2+m	3/2+m	4/2+m	4/2+m	4/2+m

*1 m denotes the number of shifts performed.

SHA

(2) SH	A.size	e R	1H, dest					
b7			b0 b7		b0	dest code	-	
0 1	1 1	0	1 0 SIZE 1 1	1 1 DES	Τ Ι [dsp8		
						dsp16/abs16		
.size	SIZE		de	est	DEST	d	est	DEST
.B	0	1		R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W	1		Rn –	R0H/	0001	usp.o[All]	dsp:8[A1]	1001
				R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
				/R3	0011		dsp:8[FB]	1011
			An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
			AII	A1	0101	usp. ro[An]	dsp:16[A1]	1101
			[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
			[Au]	[A1]	0111	abs16	abs16	1111
			*4 Markad by					

*1 Marked by - - - cannot be selected.

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/2+m	2/2+m	2/3+m	3/3+m	3/3+m	4/3+m	4/3+m	4/3+m

*2 m denotes the number of shifts performed.

SHA

(3) SHA.L #IMM, dest

b7							b0	b7					b0
1	1	1	0	1	0	1	1	1	0	1	DEST	IMM4	

#IMM	IMM4	#IMM	IMM4		
+1	0000	-1	1000		
+2	0001	-2	1001		
+3	0010	-3	1010		
+4	0011	-4	1011		
+5	0100	-5	1100		
+6	0101	-6	1101		
+7	0110	-7	1110		
+8	0111	-8	1111		

dest	DEST
R2R0	0
R3R1	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/3+m
--------------	-------

*2 m denotes the number of shifts performed.

SHA

(4) \$	SH	A.L	-	R	1H	, d	est									
	b7					b0 b7										b0	
	1	1	1	0	1	0	1	1	0	0	1	DEST	0	0	0	1	

dest	DEST				
R2R0	0				
R3R1	1				

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/4+m
--------------	-------

*1 m denotes the number of shifts performed.

SHL

b7 b0 b7 b0 dest code	
1 1 1 0 1 0 0 SZE IMM4 DEST dsp8	
dsp16/abs16]
.size SIZE #IMM IMM4 #IMM IMM4	
.B 0 +1 0000 -1 1000	
.W 1 +2 0001 -2 1001	
+3 0010 -3 1010	
+4 0011 -4 1011	
+5 0100 -5 1100	
+6 0101 -6 1101	
+7 0110 -7 1110	
+8 0111 -8 1111	

	dest	DEST	d	est	DEST
Rn	R0L/R0	0000	dop:0[Ap]	dsp:8[A0]	1000
	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011		dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
An	A1	0101	usp. ro[An]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1+m	2/1+m	2/2+m	3/2+m	3/2+m	4/2+m	4/2+m	4/2+m

*1 m denotes the number of shifts performed.

(2) SHL.size R1H, dest dest code b0 b7 b0 DEST O SIZE 1 1 1 0 dsp8 0 1 0 1 1 1 dsp16/abs16 .size SIZE dest DEST dest DEST .В 0 R0L/R0 0000 dsp:8[A0] 1000 dsp:8[An] .W 1 R0H/---0001 dsp:8[A1] 1001 Rn R1L/R2 0010 dsp:8[SB] 1010 dsp:8[SB/FB] 0011 --- /R3 dsp:8[FB] 1011 dsp:16[A0] 1100 0100 A0 An dsp:16[An] A1 0101 dsp:16[A1] 1101 0 1 1 0 dsp:16[SB] dsp:16[SB] 1110 [A0] [An] abs16 [A1] 0111 abs16 1111

*1 Marked by - - - cannot be selected.

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16		
Bytes/Cycles 2/2+m 2/2+m 2/3+m 3/3+m 3/3+m 4/3+m 4/3+m 4/3+m										

*2 m denotes the number of shifts performed.

(3) SHL.L #IMM, dest

b7						b0	b7				b0
1 1	1	0	1	0	1	1	1	0	0	DEST	IMM4

#IMM	IMM4	#IMM	IMM4
+1	0000	-1	1000
+2	0001	-2	1001
+3	0010	-3	1010
+4	0011	-4	1011
+5	0100	-5	1100
+6	0101	-6	1101
+7	0110	-7	1110
+8	0111	-8	1111

[Number of Bytes/Number of Cycles]

Bytes/Cycles 2/3+m

*2 m denotes the number of shifts performed.

dest	DEST
R2R0	0
R3R1	1

SHL

SHL

SHL

(4)	SH	L.L	-	R	1H	, d	est									
ļ	b7							b0	b7							b0	
	1	1	1	0	1	0	1	1	0	0	0	DEST	0	0	0	1	

dest	DEST
R2R0	0
R3R1	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles	2/4+m
--------------	-------

*1 m denotes the number of shifts performed.

SMOVB

(1) SMOVB.size

b7						b0	b7							bC
0 1	1	1	1	1	0	SIZE	1	1	1	0	1	0	0	1

.size	SIZE
.B	0
.W	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles 2/5+5×m

*2 m denotes the number of transfers performed.

SMOVF

(1)	SN	10	VF.	siz	е										
ļ	b7							b0	b7							b0
	0	1	1	1	1	1	0	SIZE	1	1	1	0	1	0	0	0
1																

.size	SIZE
.B	0
.W	1

[Number of Bytes/Number of Cycles]

|--|

*1 m denotes the number of transfers performed.

SSTR

(1) SSTR.size

b7							b0	b7							b0
0	1	1	1	1	1	0	SIZE	1	1	1	0	1	0	1	0

.size	SIZE
.B	0
.W	1

[Number of Bytes/Number of Cycles]

Bytes/Cycles 2/3+2×m

*1 m denotes the number of transfers performed.

STC

(1) STC src, dest dest Code b0 b7 b7 b0 SRC DEST 0 1 1 1 1 0 1 1 1 dsp8 dsp16/abs16 DEST src SRC dest DEST dest 0 0 0 0000 1000 R0 dsp:8[A0] --dsp:8[An] INTBL 0001 0 0 1 R1 dsp:8[A1] 1001 Rn INTBH 0 1 0 R2 0010 dsp:8[SB] 1010 dsp:8[SB/FB] dsp:8[FB] FLG 0011 1011 0 1 1 R3 ISP 1 0 0 0100 dsp:16[A0] 1100 A0 An dsp:16[An] SP A1 0101 dsp:16[A1] 1101 101 SB 1 1 0 [A0] 0110 dsp:16[SB] dsp:16[SB] 1110 [An] FB 0111 1111 1 1 1 [A1] abs16 abs16 *1 Marked by - - - cannot be selected.

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/1	2/1	2/2	3/2	3/2	4/2	4/2	4/2

STC


(2)	ST	CF	°C,	de	est									
b7							b0	b7					b0	dest Code
0	1	1	1	1	1	0	0	1	1	0	0	DEST		dsp8
														dsp16/abs16

d	est	DEST	d	DEST	
Rn	R2R0	0000	dop:0[Ap]	dsp:8[A0]	1000
	R3R1	0001	dsp:8[An]	dsp:8[A1]	1001
		0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		0011		dsp:8[FB]	1011
An	A1A0	0100	dsp:16[An]	dsp:16[A0]	1100
		0101	usp. ro[An]	dsp:16[A1]	1101
[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0111	abs16	abs16	1111

*1 Marked by - - - cannot be selected.

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3

STCTX



[Number of Bytes/Number of Cycles]

Bytes/Cycles	7/11+2×m
--------------	----------

*1 m denotes the number of transfers performed.

STE

(1) STE.size sr	(1) STE.size src, abs20										
b7	b0 b7		b0	src code	dest cod						
0 1 1 1 0	1 0 SIZE 0 0	0 0 SRC		_dsp8	abs2	20					
.size SIZE	S	rc	SRC	S	rc	SRC					
.B 0		R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000					
.W 1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001					
		R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010					
		R1H/R3	0011		dsp:8[FB]	1011					
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100					
	AII	A1	0101	usp. ro[All]	dsp:16[A1]	1101					
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110					
	[731]	[A1]	0111	abs16	abs16	1111					

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	5/3	5/3	5/4	6/4	6/4	7/4	7/4	7/4

STE

(2) STE.size s	rc, dsp:20[A	0]				
<u>b7</u>	b0 b7	-	<u>b0</u>	src code	dest co	ode
0 1 1 1 0	1 O SIZE O C	0 1 SR(dsp8	ds	p20
			— [dsp16/abs16		
.size SIZE	S	src	SRC	S	rc	SRC
.B 0		R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
.W 1	Da	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	Rn	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	A	A0	0100	den:10[Ap]	dsp:16[A0]	1100
	An	A1	0101	dsp:16[An]	dsp:16[A1]	1101
	[4]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	[An]	[A1]	0111	abs16	abs16	1111

[Number of Bytes/Number of Cycles]

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	5/3	5/3	5/4	6/4	6/4	7/4	7/4	7/4

STE

(3)	(3) STE.size src, [A1A0]														
b7							b0	b7					b0		src code
0	1	1	1	0	1	0	SIZE	0	0	1	0	SRC	1	1	dsp8
		-				-									dsp16/abs16

.size	SIZE		src		SRC	S	src	SRC
.В	0			R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W	1		Rn	R0H/R1	0001		dsp:8[A1]	1001
		-		R1L/R2	0010		dsp:8[SB]	1010
		R1H/R3 0 0 1 1		dsp:8[FB]	1011			
			An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
			AII	A1	0101	usp. ro[An]	dsp:16[A1]	1101
			[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
			[A1]	0111	abs16	abs16	1111	

src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4

STNZ

(1) STNZ	#IMM8, dest				
b7 1 1 0 1 0	b0	#IM	M8		dest code
de	est	D	ES	T	
Rn	R0H	0	1	1	
	R0L	1	0	0	
dsp:8[SB/FB]	dsp:8[SB]	1	0	1	
	dsp:8[FB]	1	1	0	
abs16	abs16	1	1	1	

[Number of Bytes/Number of Cycles]

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/2	4/2

*1 If the Z flag = 0, the number of cycles above is increased by 1.

STZ

(1) STZ #IMM8, dest

^{b7}	DEST	#IN	1M8		dest code
d	est		DES	т	
Rn	R0H	0	1	1	
	R0L	1	0	0	
dsp:8[SB/FB]	dsp:8[SB]	1	0	1	
	dsp:8[FB]	1	1	0	
abs16	abs16	1	1	1	

[Number of Bytes/Number of Cycles]

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/2	4/2

*2 If the Z flag = 1, the number of cycles above is increased by 1.

STZX

(1) STZX #IMM81, #IMM82, dest										
b7	b0				dest code					
1 1 0 1 1	DEST #	IMM	81		dsp8 #IMM82					
					abs16					
de	est	D	ES	Т						
Rn	R0H	0	1	1						
	R0L	1	0	0						
dsp:8[SB/FB]	dsp:8[SB]	1	0	1						
	dsp:8[FB]	1	1	0						
abs16	abs16	1	1	1						

[Number of Bytes/Number of Cycles]

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	3/2	4/3	5/3

SUB

(1) SUB.size:G	#IMM, dest					
b7	b0 b7		b0	dest code		
0 1 1 1 0	1 1 SIZE 0 1 0	1 DEST		dsp8	#IMM8	
				dsp16/abs16	#IMM16	;
.size SIZE	dest]	DEST	de	est	DEST
.B 0	R0L	/R0 0	000	dep:9[Ap]	dsp:8[A0]	1000
.W 1	Rn R0H	I/R1 0	001	dsp:8[An]	dsp:8[A1]	1001
	R1L	/R2 0	010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H	I/R3 0	011		dsp:8[FB]	1011
	An A0	0	100	dsp:16[An]	dsp:16[A0]	1100
	All Al	0	101	սեր. լ օլ Հոյ	dsp:16[A1]	1101
	[An] [A0]	0	110	dsp:16[SB]	dsp:16[SB]	1110
	[A1]	0	111	abs16	abs16	1111
-						

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

*1 If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

SUB

(2) SUB.B:S #IMM8, dest										
b7	b0				dest code					
1 0 0 0 1	DEST	#	#IMI	И8 		dsp8				
			-			abs16				
de	est		D	ES	Т					
Rn	R0H		0	1	1					
	R0L		1	0	0					
dsp:8[SB/FB]	dsp:8[SB]		1	0	1					
	dsp:8[FB]		1	1	0					
abs16	abs16		1	1	1					

dest	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	2/1	3/3	4/3

SUB

(3) SUB.size:G	src, dest					
b7	b0 b7		b0	src code	dest co	ode .
1 0 1 0 1 0 SIZE SRC DES				dsp8	dsp8	
				dsp16/abs16	dsp16/a	bs16
.size SIZE	src/	dest	SRC/DEST	src	dest	SRC/DEST
.B 0		R0L/R0	0000	dop:9[Ap]	dsp:8[A0]	1000
.W 1	Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	КП	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	All	A1	0101	usp. ro[All]	dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	ורייז	[A1]	0111	abs16	abs16	1111

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4

(4) SUB.B:S src, R0L/R0H dest code dsp8 1 DEST SRC 0 0 1 0 abs16 src SRC dest DEST R0L R0L/R0H 0 0 Rn 0 R0H 1 dsp:8[SB] 0 1 dsp:8[SB/FB] dsp:8[FB] 1 0 1 1 abs16 abs16

[Number of Bytes/Number of Cycles]

(1) TST.size #IMM, dest

src	Rn	dsp:8[SB/FB]	abs16
Bytes/Cycles	1/2	2/3	3/3

TST

dest code b0 b7 b0 b7 #IMM8 dsp8 0 SIZE 0 DEST 0 1 1 1 1 1 0 0 0 #IMM16 dsp16/abs16size dest dest SIZE DEST DEST R0L/R0 0000 dsp:8[A0] 1000 .В 0 dsp:8[An] 0001 .W 1 R0H/R1 dsp:8[A1] 1001 Rn **R1L/R2** 0010 1010 dsp:8[SB] dsp:8[SB/FB] R1H/R3 0011 1011 dsp:8[FB] A0 0100 dsp:16[A0] 1100 An dsp:16[An] A1 0101 dsp:16[A1] 1101 dsp:16[SB] dsp:16[SB] [A0] 0110 1110 [An] [A1] 0111 abs16 abs16 1111

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

241

*1 If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

SUB

TST

(2) TST.size si	rc, dest					
b7	b0 b7		b0	src code	dest co	ode .
1 0 0 0 0	0 0 SIZE S	RC DES	ят [dsp8	dsp8	
				dsp16/abs16	dsp16/a	bs16
.size SIZE	src/	dest	SRC/DEST	src	dest	SRC/DEST
.B 0		R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W 1	Dr	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
	Rn	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	All	A1	0101	usp. ro[All]	dsp:16[A1]	1101
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
	וייאן	[A1]	0111	abs16	abs16	1111

src dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4

UND

(1) UND

						b0
1	1	1	1	1	1	1
	1	1 1	1 1 1	1 1 1	1 1 1 1 1	1 1 1 1 1

[Number of Bytes/Number of Cycles]

Bytes/Cycles	1/20
--------------	------

WAIT

(1) WAIT

b7						b0	b7							b0
0 1	1	1	1	1	0	1	1	1	1	1	0	0	1	1

Bytes/Cycles	2/3

XCHG

(1) XC	HG.s	ize	src,	, C	lest				
b	7			b	0 k	57			b0	dest code
	0 1	1 1	1	0 1 SIZ	Έ	0 0	SRC	DEST		dsp8
										dsp16/abs16
	.size	SIZE]	src		SRC	;			
	.B	0	1	R0L/R0		0 ()			
	.W	1		R0H/R1		0 1	1			
				R1L/R2		1 ()			
				R1H/R3		1 1	1			

	lest	DEST	de	est	DEST
	R0L/R0	0000	dop.0[Ap]	dsp:8[A0]	1000
Rn	R0H/R1	0001	dsp:8[An]	dsp:8[A1]	1001
	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
	R1H/R3	0011		dsp:8[FB]	1011
An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
AII	A1	0101	usp. ro[All]	dsp:16[A1]	1101
	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110
[An]	[A1]	0111	abs16	abs16	1111

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	2/4	2/4	2/5	3/5	3/5	4/5	4/5	4/5

XOR

(1) XOR.size #IMM, dest											
b7	b0 b7		b0	dest code	_						
0 1 1 1 0	1 1 SIZE 0 0	0 1 DES	Т [dsp8	#IMM8						
dsp16/abs16 #IMM16											
.size SIZE	de	est	DEST	de	est	DEST					
.B 0		R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000					
.W 1	Rn	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001					
	КП	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010					
		R1H/R3	0011		dsp:8[FB]	1011					
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100					
	All	A1	0101	usp. ro[Ali]	dsp:16[A1]	1101					
	[An]	[A0]	0110	dsp:16[SB]	dsp:16[SB]	1110					
	נייאן	[A1]	0111	abs16	abs16	1111					

[Number of Bytes/Number of Cycles]

dest	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Bytes/Cycles	3/2	3/2	3/4	4/4	4/4	5/4	5/4	5/4

*1 If the size specifier (.size) is (.W), the number of bytes above is increased by 1.

XOR

(2) XOR.size s	rc, dest					
b7	b0 b7		b0	src code	dest c	ode .
1 0 0 0 1	0 0 SIZE S		ST	dsp8	dsp8	
				dsp16/abs16	dsp16/a	bs16
.size SIZE	src	dest	SRC/DEST	Src	/dest	SRC/DEST
.B 0		R0L/R0	0000	dsp:8[An]	dsp:8[A0]	1000
.W 1	Pn	R0H/R1	0001	usp.o[All]	dsp:8[A1]	1001
	Rn	R1L/R2	0010	dsp:8[SB/FB]	dsp:8[SB]	1010
		R1H/R3	0011		dsp:8[FB]	1011
	An	A0	0100	dsp:16[An]	dsp:16[A0]	1100
	AII	A1	0101		dsp:16[A1]	1101
	[An]	(A0)		dsp:16[SB]	dsp:16[SB]	1110
	נייזן	[A1]	0111	abs16	abs16	1111

dest src	Rn	An	[An]	dsp:8[An]	dsp:8[SB/FB]	dsp:16[An]	dsp:16[SB]	abs16
Rn	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
An	2/2	2/2	2/3	3/3	3/3	4/3	4/3	4/3
[An]	2/3	2/3	2/4	3/4	3/4	4/4	4/4	4/4
dsp:8[An]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:8[SB/FB]	3/3	3/3	3/4	4/4	4/4	5/4	5/4	5/4
dsp:16[An]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
dsp:16[SB]	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4
abs16	4/3	4/3	4/4	5/4	5/4	6/4	6/4	6/4

Chapter 5

Interrupt

- 5.1 Outline of Interrupt
- 5.2 Interrupt Control
- 5.3 Interrupt Sequence
- 5.4 Return from Interrupt Routine
- 5.5 Interrupt Priority
- 5.6 Multiple Interrupts
- 5.7 Precautions for Interrupts

5.1 Outline of Interrupt

When an interrupt request is acknowledged, control branches to the interrupt routine that is set to an interrupt vector table. Each interrupt vector table must have had the start address of its corresponding interrupt routine set. For details about the interrupt vector table, refer to Section 1.10, "Vector Table."

5.1.1 Types of Interrupts

Figure 5.1.1 lists the types of interrupts. Table 5.1.1 lists the source of interrupts (nonmaskable) and the fixed vector tables.




Figure 5.1.1. Classification of interrupts

Interrupt source Vector table addresses Address (L) to address (H)		Remarks
Undefined instruction	FFFDC16 to FFFDF16	Interrupt generated by the UND instruction.
Overflow	FFFE016 to FFFE316	Interrupt generated by the INTO instruction.
BRK instruction	FFFE416 to FFFE716	Executed beginning from address indicated by vector in
		variable vector table if all vector contents are FF16
Address match FFFE816 to FFFEB16		Can be controlled by an interrupt enable bit.
Single step ^{*1}	FFFEC16 to FFFEF16	Normally do not use this interrupt.
Watchdog timer	FFFF016 to FFFF316	
DBC *1	FFFF416 to FFFF716	Normally do not use this interrupt.
NMI FFFF816 to FFFFB16		External interrupt generated by driving NMI pin low.
Reset	FFFFC16 to FFFFF16	

*1 This interrupt is used exclusively for debugger purposes.

Maskable interrupt: This type of interrupt <u>can</u> be controlled by using the I flag to enable (or disable) an interrupt or by changing the interrupt priority level.

Nonmaskable interrupt: This type of interrupt <u>cannot</u> be controlled by using the I flag to enable (or disable) an interrupt or by changing the interrupt priority level.

5.1.2 Software Interrupts

Software interrupts are generated by some instruction that generates an interrupt request when executed. Software interrupts are nonmaskable interrupts.

(1) Undefined-instruction interrupt

This interrupt occurs when the UND instruction is executed.

(2) Overflow interrupt

This interrupt occurs if the INTO instruction is executed when the O flag is 1.

The following lists the instructions that cause the O flag to change:

ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

(3) BRK interrupt

This interrupt occurs when the BRK instruction is executed.

(4) INT instruction interrupt

This interrupt occurs when the INT instruction is executed after specifying a software interrupt number from 0 to 63. Note that software interrupt numbers 0 to 31 are assigned to peripheral I/O interrupts. This means that by executing the INT instruction, you can execute the same interrupt routine as used in peripheral I/O interrupts.

The stack pointer used in INT instruction interrupt varies depending on the software interrupt number. For software interrupt numbers 0 to 31, the U flag is saved when an interrupt occurs and the U flag is cleared to 0 to choose the interrupt stack pointer (ISP) before executing the interrupt sequence. The previous U flag before the interrupt occurred is restored when control returns from the interrupt routine. For software interrupt numbers 32 to 63, such stack pointer switchover does not occur.

5.1.3 Hardware Interrupts

There are Two types in hardware Interrupts; special interrupts and Peripherai I/O interrupts.

(1) Special interrupts

Special interrupts are nonmaskable interrupts.

• Reset

A reset occurs when the $\overline{\text{RESET}}$ pin is pulled low.

• NMI interrupt

This interrupt occurs when the $\overline{\text{NMI}}$ pin is pulled low.

• DBC interrupt

This interrupt is used exclusively for debugger purposes. You normally do not need to use this interrupt.

• Watchdog timer interrupt

This interrupt is caused by the watchdog timer.

• Single-step interrupt

This interrupt is used exclusively for debugger purposes. You normally do not need to use this interrupt. A single-step interrupt occurs when the D flag is set (= 1); in this case, an interrupt is generated each time an instruction is executed.

• Address-match interrupt

This interrupt occurs when the program's execution address matches the content of the address match register while the address match interrupt enable bit is set (= 1).

This interrupt does not occur if any address other than the start address of an instruction is set in the address match register.

(2) Peripheral I/O interrupts

These interrupts are generated by the peripheral functions built into the microcomputer system. The types of built-in peripheral functions vary with each M16C model, so do the types of interrupt causes. The interrupt vector table uses the same software interrupt numbers 0–31 that are used by the INT instruction. Peripheral I/O interrupts are maskable interrupts. For details about peripheral I/O interrupts, refer to the M16C User's Manual.

5.2 Interrupt Control

The following explains how to enable/disable maskable interrupts and set acknowledge priority. The explanation here does not apply to non-maskable interrupts.

Maskable interrupts are enabled and disabled by using the interrupt enable flag (I flag), interrupt priority level select bit, and processor interrupt priority level (IPL). Whether there is any interrupt requested is indicated by the interrupt request bit. The interrupt request bit and interrupt priority level select bit are arranged in the interrupt control register provided for each specific interrupt. The interrupt enable flag (I flag) and processor interrupt priority level (IPL) are arranged in the flag register (FLG).


For details about the memory allocation and the configuration of interrupt control registers, refer to the M16C User's Manual.


5.2.1 Interrupt Enable Flag (I Flag)

The interrupt enable flag (I flag) is used to disable/enable maskable interrupts. When this flag is set (= 1), all maskable interrupts are enabled; when the flag is cleared to 0, they are disabled. This flag is automatically cleared to 0 after a reset is cleared.

When the I flag is changed, the altered flag status is reflected in determining whether or not to accept an interrupt request at the following timing:

- If the flag is changed by an REIT instruction, the changed status takes effect beginning with that REIT instruction.
- If the flag is changed by an FCLR, FSET, POPC, or LDC instruction, the changed status takes effect beginning with the next instruction.





5.2.2 Interrupt Request Bit

This bit is set (= 1) when an interrupt request is generated. This bit remains set until the interrupt request is acknowledged. The bit is cleared to 0 when the interrupt request is acknowledged. This bit can be cleared to 0 (but cannot be set to 1) in software.

5.2.3 Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL)

Interrupt priority levels are set by the interrupt priority select bit in an interrupt control register. When an interrupt request is generated, the interrupt priority level of this interrupt is compared with the processor interrupt priority level (IPL). This interrupt is enabled only when its interrupt priority level is greater than the processor interrupt priority level (IPL). This means that you can disable any particular interrupt by setting its interrupt priority level to 0.

Table 5.2.1 shows how interrupt priority levels are set. Table 5.2.2 shows interrupt enable levels in relation to the processor interrupt priority level (IPL).

The following lists the conditions under which an interrupt request is acknowledged:

- Interrupt enable flag (I flag) = 1
- Interrupt request bit = 1
- Interrupt priority level > Processor interrupt priority level (IPL)

The interrupt enable flag (I flag), interrupt request bit, interrupt priority level select bit, and the processor interrupt priority level (IPL) all are independent of each other, so they do not affect any other bit.

Interrupt priority		riority	Interrupt priority	Priority
level	sele	ct bit	level	order
b2 0	ь1 О	ь0 О	Level O(interrupt disabled)	
0	0	1	Level 1	Low
0	1	0	Level 2	
0	1	1	Level 3	
1	0	0	Level 4	
1	0	1	Level 5	
1	1	0	Level 6	
1	1	1	Level 7	High

Table 5.2.1 Interrupt Priority Levels

Processor interrupt			Enabled interrupt priority
priority	level	(IPL)	levels
1PL ₂ 0	IPL1 0	IPL₀ 0	Interrupt levels 1 and above are enabled.
0	0	1	Interrupt levels 2 and above are enabled.
0	1	0	Interrupt levels 3 and above are enabled.
0	1	1	Interrupt levels 4 and above are enabled.
1	0	0	Interrupt levels 5 and above are enabled.
1	0	1	Interrupt levels 6 and above are enabled.
1	1	0	Interrupt levels 7 and above are enabled.
1	1	1	All maskable interrupts are disabled.

Table 5.2.2 IPL and Interrupt Enable Levels

When the processor interrupt priority level (IPL) or the interrupt priority level of some interrupt is changed, the altered level is reflected in interrupt handling at the following timing:

- If the processor interrupt priority level (IPL) is changed by an REIT instruction, the changed level takes effect beginning with the instruction that is executed two clock periods after the last clock of the REIT instruction.
- If the processor interrupt priority level (IPL) is changed by a POPC, LDC, or LDIPL instruction, the changed level takes effect beginning with the instruction that is executed three clock periods after the last clock of the instruction used.
- If the interrupt priority level of a particular interrupt is changed by an instruction such as MOV, the changed level takes effect beginning with the instruction that is executed two clock or three clock periods after the last clock of the instruction used.

M16C/60, M16C/61 group, and M16C/20 series: two clock

M16C/60 series after M16C/62 group (it has M16C/62 group), M16C/Tiny series : three clock

5.2.4 Rewrite the Interrupt Control Register

- (1) The interrupt control register for any interrupt should be modified in places where no requests for that interrupt may occur. Otherwise, disable the interrupt before rewriting the interrupt control register.
- (2) To rewrite the interrupt control register for any interrupt after disabling that interrupt, be careful with the instruction to be used.

Changing any bit other than the IR bit

If while executing an instruction, a request for an interrupt controlled by the register being modified occurs, the IR bit in the register may not be set to "1" (interrupt requested), with the result that the interrupt request is ignored. If such a situation presents a problem, use the instructions shown below to modify the register.

Usable instructions: AND, OR, BCLR, BSET

Changing the IR bit

Depending on the instruction used, the IR bit may not always be cleared to "0" (interrupt not requested). Therefore, be sure to use the MOV instruction to clear the IR bit.

(3) When using the I flag to disable an interrupt, refer to the sample program fragments shown below as you set the I flag. (Refer to (2) for details about rewrite the interrupt control registers in the sample program fragments.)

Examples 1 through 3 show how to prevent the I flag from being set to "1" (interrupts enabled) before the interrupt control register is rewrited, owing to the effects of the internal bus and the instruction queue buffer.

Example 1:Using the NOP instruction to keep the program waiting until the interrupt control register is modified

FCLR	I	; Disable interrupts.
AND.B	#00h, 0055h	; Set the TA0IC register to "0016".
NOP		; Four NOP instructions are required when using HOLD function.
NOP		; Refer to hardware manual about the number of NOP
		; instruction
FSET	I	; Enable interrupts.

Example 2:Using the dummy read to keep the FSET instruction waiting

INT_SWITCH2:

FCLR	I	; Disable interrupts.
AND.B	#00h, 0055h	; Set the TA0IC register to "0016".
MOV.W	MEM, R0	; <u>Dummy read.</u>
FSET	I	; Enable interrupts.

Example 3: Using the POPC instruction to changing the I flag

INT_SWITCH3:		
PUSHC	FLG	
FCLR	I	; Disable interrupts.
AND.B	#00h, 0055h	; Set the TAOIC register to "0016".
POPC	FLG	; Enable interrupts.

5.3 Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

In the interrupt sequence, the processor carries out the following in sequence given:

- (1) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address 0000016.
- (2) Saves the content of the flag register (FLG) as it was immediately before the start of interrupt sequence in the temporary register (Note) within the CPU.
- (3) Sets the interrupt enable flag (I flag), the debug flag (D flag), and the stack pointer select flag (U flag) to "0" (the U flag, however does not change if the INT instruction, in software interrupt numbers 32 through 63, is executed)
- (4) Saves the content of the temporary register (Note 1) within the CPU in the stack area.
- (5) Saves the content of the program counter (PC) in the stack area.
- (6) Sets the interrupt priority level of the accepted instruction in the IPL.

After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine.

Note: This register cannot be utilized by the user.

5.3.1 Interrupt Response Time

The interrupt response time means a period of time from when an interrupt request is generated till when the first instruction of the interrupt routine is executed. This period consists of time (a) from when an interrupt request is generated to when the instruction then under way is completed and time (b) in which an interrupt sequence is executed. Figure 5.3.1 shows the interrupt response time.




Figure 5.3.1. Interrupt response time

Time (a) varies with each instruction being executed. The DIVX instruction requires a maximum time that consists of 30 cycles (without wait state) .

Time (b) is shown below.

Table 5.3.1 Interrupt Sequence Execution Time

Interrupt vector address	Stack pointer (SP) value	16 bits data bus	8 bits data bus
		Without wait state	Without wait state
Even address	Even address	18 cycle ^{*1}	20 cycle ^{*1}
Even address	Odd address	19 cycle ^{*1}	20 cycle ^{*1}
Odd address ^{*2}	Even address	19 cycle ^{*1}	20 cycle ^{*1}
Odd address ^{*2} Odd address		20 cycle ^{*1}	20 cycle ^{*1}

*1 Add two cycles for the DBC interrupt. Add one cycle for the address match and single-step interrupts.

*2 Allocate interrupt vector addresses in even addresses as must as possible.

5.3.2 Changes of IPL When Interrupt Request Acknowledged

When an interrupt request is acknowledged, the interrupt priority level of the acknowledged interrupt is set to the processor interrupt priority level (IPL).

If an interrupt request is acknowledged that does not have an interrupt priority level, the value shown in Table 5.3.2 is set to the IPL.

Table 5.3.2	Relationship between	Interrupts without	Interrupt Priority	Levels and IPL
-------------	----------------------	--------------------	--------------------	----------------

Interrupt sources without interrupt priority levels	Value that is set to IPL
Watchdog timer, NMI	7
Reset	0
Other	Not changed

5.3.3 Saving Registers

In an interrupt sequence, only the contents of the flag register (FLG) and program counter (PC) are saved to the stack area.

The order in which these contents are saved is as follows: First, the 4 high-order bits of the program counter and 4 high-order bits and 8 low-order bits of the FLG register for a total of 16 bits are saved to the stack area. Next, the 16 low-order bits of the program counter are saved. Figure 5.3.2 shows the stack status before an interrupt request is acknowledged and the stack status after an interrupt request is acknowledged.

If there are any other registers you want to be saved, save them in software at the beginning of the interrupt routine. The PUSHM instruction allows you to save all registers except the stack pointer (SP) by a single instruction.




Figure 5.3.2 Stack status before and after an interrupt request is acknowledged

The register save operation performed in an interrupt sequence differs depending on whether the content of the stack pointer (SP)^{*1} is an even or an odd number when an interrupt request is acknowledged. If the stack pointer (SP)^{*1} indicates an even number, the contents of the flag register (FLG) and program counter (PC) each are saved simultaneously all 16 bits together. If the stack pointer indicates an odd number, the register contents each are saved in two operations 8 bits at a time. Figure 5.3.3 shows how registers are saved in each case.

*1 Stack pointer indicated by the U flag.




Figure 5.3.3 Operations to save registers

5.4 Return from Interrupt Routine

As you execute the REIT instruction at the end of the interrupt routine, the contents of the flag register (FLG) and program counter (PC) that have been saved to the stack area immediately preceding the interrupt sequence are automatically restored. Then control returns to the routine that was under execution before the interrupt request was acknowledged, and processing is resumed from where control left off. If there are any registers you saved via software in the interrupt routine, be sure to restore them using an instruction (e.g., POPM instruction) before executing the REIT instruction.

5.5 Interrupt Priority

If two or more interrupt requests are sampled active at the same time, whichever interrupt request is acknowledged that has the highest priority.

Maskable interrupts (Peripheral I/O interrupts) can be assigned any desired priority by setting the interrupt priority level select bit accordingly. If some maskable interrupts are assigned the same priority level, the priority between these interrupts is resolved by the priority that is set in hardware^{*1}.

Certain nonmaskable interrupts such as a reset (reset is given the highest priority) and watchdog timer interrupt have their priority levels set in hardware. Figure 5.5.1 lists the hardware priority levels of these interrupts.

Software interrupts are not subjected to interrupt priority. They always cause control to branch to an interrupt routine whenever the relevant instruction is executed.

*1 Hardware priority varies with each M16C model. Please refer to your M16C User's Manual.

Reset > NMI > DBC > Watchdog timer > Peripheral I/O > Single step > Address match

Figure 5.5.1. Interrupt priority that is set in hardware

5.6 Multiple Interrupts

The following shows the internal bit states when control has branched to an interrupt routine:

- The interrupt enable flag (I flag) is cleared to 0 (interrupts disabled).
- The interrupt request bit for the acknowledged interrupt is cleared to 0.
- The processor interrupt priority level (IPL) equals the interrupt priority level of the acknowledged interrupt.

By setting the interrupt enable flag (I flag) (= 1) in the interrupt routine, you can reenable interrupts so that an interrupt request can be acknowledged that has higher priority than the processor interrupt priority level (IPL). Figure 5.6.1 shows how multiple interrupts are handled.

The interrupt requests that have not been acknowledged for their low interrupt priority level are kept pending. When the IPL is restored by an REIT instruction and interrupt priority is resolved against it, the pending interrupt request is acknowledged if the following condition is met:

Interrupt priority level of pending interrupt request

>

Restored processor interrupt priority level (IPL)




Figure 5.6.1. Multiple interrupts

5.7 Precautions for Interrupts

5.7.1 Reading address 0000016

Do not read the address 0000016 in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 0000016 during the interrupt sequence. At this time, the IR bit for the accepted interrupt is cleared to "0". If the address 0000016 is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is cleared to "0". This causes a problem that the interrupt is canceled, or an unexpected interrupt request is generated.

5.7.2 Setting the SP

Set any value in the SP(USP, ISP) before accepting an interrupt. The SP(USP, ISP) is cleared to '000016' after reset. Therefore, if an interrupt is accepted before setting any value in the SP(USP, ISP), the program may go out of control.

Especially when using $\overline{\text{NMI}}$ interrupt, set a value in the ISP at the beginning of the program. For the first and only the first instruction after reset, all interrupts including $\overline{\text{NMI}}$ interrupt are disabled.

5.7.3 Rewrite the Interrupt Control Register

- (1) The interrupt control register for any interrupt should be modified in places where no requests for that interrupt may occur. Otherwise, disable the interrupt before rewriting the interrupt control register.
- (2) To rewrite the interrupt control register for any interrupt after disabling that interrupt, be careful with the instruction to be used.

Changing any bit other than the IR bit

If while executing an instruction, a request for an interrupt controlled by the register being modified occurs, the IR bit in the register may not be set to "1" (interrupt requested), with the result that the interrupt request is ignored. If such a situation presents a problem, use the instructions shown below to modify the register.

Usable instructions: AND, OR, BCLR, BSET

Changing the IR bit

Depending on the instruction used, the IR bit may not always be cleared to "0" (interrupt not requested). Therefore, be sure to use the MOV instruction to clear the IR bit.

(3) When using the I flag to disable an interrupt, refer to the sample program fragments shown below as you set the I flag. (Refer to (2) for details about rewrite the interrupt control registers in the sample program fragments.)

Examples 1 through 3 show how to prevent the I flag from being set to "1" (interrupts enabled) before the interrupt control register is rewrited, owing to the effects of the internal bus and the instruction queue buffer.

Example 1:Using the NOP instruction to keep the program waiting until the interrupt control register is modified

INT_SWITCH1:				
FCLR	I	; Disable interrupts.		
AND.B	#00h, 0055h	; Set the TAOIC register to "0016".		
NOP		; Four NOP instructions are required when using HOLD function.		
NOP		; Refer to hardware manual about the number of NOP		
		; instruction		
FSET	I	; Enable interrupts.		

Example 2:Using the dummy read to keep the FSET instruction waiting

INT_SWITCH2:

_			
	FCLR	I	; Disable interrupts.
	AND.B	#00h, 0055h	; Set the TA0IC register to "0016".
	MOV.W	MEM, R0	; <u>Dummy read.</u>
	FSET	I	; Enable interrupts.

Example 3:Using the POPC instruction to changing the I flag

INT_SWITCH3:

PUSHC	FLG	
FCLR	I	; Disable interrupts.
AND.B	#00h, 0055h	; Set the TA0IC register to "0016".
POPC	FLG	; Enable interrupts.

Chapter 6

Calculation Number of Cycles

6.1 Instruction queue buffer

6.1 Instruction queue buffer

The M16C/60, M16C/20, M16C/Tiny series have 4-stage (4-byte) instruction queue buffers. If the instruction queue buffer has a free space when the CPU can use the bus, instruction codes are taken into the instruction queue buffer. This is referred to as "prefetch". The CPU reads (fetches) these instruction codes from the instruction queue buffer as it executes a program.

Explanation about the number of cycles in Chapter 4 assumes that all the necessary instruction codes are placed in the instruction queue buffer, and that data is read or written to the memory connected via a 16-bit bus (including the internal memory) beginning with even addresses without software wait or \overline{RDY} or other wait states. In the following cases, more cycles may be needed than the number of cycles shown in this manual:

- When not all of the instruction codes needed by the CPU are placed in the instruction queue buffer... Instruction codes are read in until all of the instruction codes required for program execution are available. Furthermore, the number of read cycles increases in the following cases:
 - (1) The number of read cycles increases as many as the number of wait cycles incurred when reading instruction codes from an area in which software wait or RDY or other wait states exist.
 - (2) When reading instruction codes from memory chips connected to an 8-bit bus, more read cycles are required than for 16-bit bus.
- When reading or writing data to an area in which software wait or RDY or other wait states exist... The number of read or write cycles increases as many as the number of wait cycles incurred.
- When reading or writing 16-bit data to memory chips connected to an 8-bit bus... The memory is accessed twice to read or write one 16-bit data. Therefore, the number of read or write cycles increases by one for each 16-bit data read or written.
- When reading or writing 16-bit data to memory chips connected to a 16-bit bus beginning with an odd address...

The memory is accessed twice to read or write one 16-bit data. Therefore, the number of read or write cycles increases by one for each 16-bit data read or written.

Note that if prefetch and data access occur in the same timing, data access has priority. Also, if more than three bytes of instruction codes exist in the instruction queue buffer, the CPU assumes there is no free space in the instruction queue buffer and, therefore, does not prefetch instruction code.

Figures 6.1.1 to 6.1.8 show examples of instruction queue buffer operation and CPU execution cycles.




Figure 6.1.1. When executing a register transfer instruction starting from an even address

(Program area: 16-bit bus without wait state; Data area: 16-bit bus without wait state)

Fetch code Content at ju prefetched at the instructio is cleared.	the sam	e time	the so t	all codes instructio he next r formed	n queu	e buffer,	7301		/	prefetche	ed at the	address is same tin eue buffe	ie	instructi	codes are ready in the cition queue buffer, so the ead is performed
is cleared.	04	04	04	73	73	73	-etch 64	(64)	etch 04	04	04	73	73	73	
Instruction	04	04	04		01		04	04	04	04	04		F1	F1	_
queue buffer	04	04	04		64	64	04	04	04	04	04		00	00	
									04	04	04				Sample program Address Code Instruction
		Jum	addre	SS											FC0C2 65 JMP TEST_11 FC0C3 04 NOP
BCLK															FC0C4 04 NOP FC0C5 04 NOP J FC0C6 04 NOP FC0C7 04 NOP FC0C8 04 NOP
Address bus	- FC0C4 FC0C9 FC0CA FC0CC FC0CE FC0D1 FC0D2										FC0C9 TEST_11: FC0C9 7301 MOV.W R0,R1 FC0CB 64 JMP TEST_12 FC0CC 04 NOP FC0CD 04 NOP				
Data bus (H)					64	4)	04	}	04	·}		73)	FCOCE 04 NOP FCOCF 04 NOP FCOD 04 NOP FCOD 04 NOP FCOD 04 NOP FCOD 1 TEST_12:
Data bus (L)						}	04	<u>}</u>		ı)			F1)	_
RD				Р	Ρ		Ρ		Ρ			Р	Ρ		_
WR															_
P · Indica	ites a pre	efetch (re	ading fr	om memo	ry into	the instr	uction qu	ieue buf	fer).						

Figure 6.1.2. When executing a register transfer instruction starting from an odd address (Program area: 16-bit bus without wait state; Data area: 16-bit bus without wait state)






Figure 6.1.3. When executing an instruction to read from even addresses starting from an even address

(Program area: 16-bit bus without wait state; Data area: 16-bit bus without wait state)




Figure 6.1.4. When executing an instruction to read from odd addresses starting from an even address (Program area: 16-bit bus without wait state; Data area: 16-bit bus without wait state)





Figure 6.1.5. When executing an instruction to transfer data between even addresses starting from an even address



Fetch code	64					73F1	0040			64	tent at ju	Imp addi	ress is pr	efetched] Lat		
prefe	ent at jun tched at struction ared.	the sam	e time		Fetch	Fetch	,		Fetch	/ the s	same tin eared.	the ins	struction	queue bi	uffer		
	04	04	04	73	73	(00)	64	64	(64)	04	04	04	73	73			
Instruction queue buffer	04	04	04	F1	F1	40	04	04	04	04	04	04	FF	FF	-		
queue bullei	04	04	04		00 40	64 04			04	04	04	04		00 40	Sample p	nogram	
Jur	mp addre	ss		Address o read d	from which			1 v							Address FC150 FC151 FC152	Code 64 04 04	Instruction JMP TEST_11 NOP NOP
BCLK				ĹĹ			Ĺ	ľ							FC153 FC154 FC155 FC155 FC156	04 04 04 04 TEST_11:	NOP NOP NOP
Address bus	-{	FC152		FC156	FC158	FC15A	04	000)	F ntent at a	C15C	100116	FC160	FC162	- FC156 FC15A FC15B FC15C	73F10040 64 04 04	MOV.W 04000h, R1 JMP TEST_12 NOP NOP
Data bus (H)				F1	<u>}</u> {40	04		AA	∕ _(04	ntent at a			FF		FC15D FC15E FC15F FC160	04 04 04 TEST_12:	NOP NOP NOP
Data bus (L)					3){00)	_	AA) _ (04)				40)		
RD				Ρ	P	P		DR	P				Р	P			
WR																	
P : Indica DR : Indica DW : Indica	ates a da	ta read.	-	rom mer	nory into	the instru	iction qu	ieue bu	ffer).								

Figure 6.1.6. When executing an instruction to read from even addresses starting from an even address (Program area: 16-bit bus without wait state; Data area: 16-bit bus with wait state)




Figure 6.1.7. When executing a read instruction for memory connected to 8-bit bus (Program area: 16-bit bus without wait state; Data area: 8-bit bus without wait state)




Figure 6.1.8. When executing a read instruction for memory connected to 8-bit bus

(Program area: 8-bit bus without wait state; Data area: 8-bit bus without wait state)

Q & A

Information in a Q&A form to be used to make the most of the M16C family is given below.

Usually, one question and the answer to it are given on one page; the upper section is for the question, and the lower section is for the answer (if a pair of question and answer extends over two or more pages, a page number is given at the lower-right corner).

Functions closely connected with the contents of a page are shown at its upper-right corner.

How do I distinguish between the static base register (SB) and the frame base register (FB)?

Q

А

SB and FB function in the same manner, so you can use them as intended in programming in the assembly language. If you write a program in C, use FB as a stack frame base register.

Interrupt

Q

Is it possible to change the value of the interrupt table register (INTB) while a program is being executed?

A

Yes. But there can be a chance that the microcomputer runs away out of control if an interrupt request occurs in changing the value of INTB. So it is not recommended to frequently change the value of INTB while a program is being executed.

Q

What is the difference between the user stack pointer (USP) and the interrupt stack pointer (ISP)?, What are their roles?

A

You use USP when using the OS. When several tasks run, the OS secures stack areas to save registers of individual tasks. Also, stack areas have to be secured, task by task, to be used for handling interrupts that occur while tasks are being executed. If you use USP and ISP in such an instance, the stack for interrupts can be shared by these tasks; this allows you to efficiently use stack areas.

Q How does the instruction code become if I use a bit instruction in absolute addressing ?
An explanation is given here by taking BSET bit,base:16 as an example.
This instruction is a 4-byte instruction. The 2 higher-order bytes of the instruction code indicate
operation code, and the 2 lower-order bytes make up addressing mode to expresse bit,base:16.
The relation between the 2 lower-order bytes and bit, base:16 is as follows.
2 lower-order bytes = base:16 \times 8 + bit
For example, in the case of BSET 2,0AH (setting bit 2 of address 000A16 to 1), the 2 lower-order
bytes turn to A \times 8 + 2 = 52H.
In the case of BSET 18,8H (setting the 18th bit from bit 0 of address 000816 to 1), the 2 lower-order
bytes turn to 8 \times 8 + 18 = 52H, which is equivalent to BSET 2,AH.
The maximum value of base: 16×8 + bit, FFFFH, indicates bit 7 of address 1FFF16. This is the
maximum bit you can specify when using the bit instruction in absolute addressing.

What is the difference between the DIV instruction and the DIVX instruction?

A

Q

Either of the DIV instruction and the DIVX instruction is an instruction for signed division, the sign of the remainder is different.

The sign of the remainder left after the DIV instruction is the same as that of the dividend, on the contrary, the sign of the remainder of the DIVX instruction is the same as that of the divisor.

In general, the following relation among quotient, divisor, dividend, and remainder holds. dividend = divisor \times quotient + remainder

Since the sign of the remainder is different between these instructions, the quotient obtained either by dividing a positive integer by a negative integer or by dividing a negative integer by a positive integer using the DIV instruction is different from that obtained using the DIVX instruction.

For example, dividing 10 by -3 using the DIV instruction yields -3 and leaves +1, while doing the same using the DIVX instruction yields -4 and leaves -2.

Dividing -10 by +3 using the DIV instruction yields -3 and leaves -1, while doing the same using the DIVX instruction yields -4 and leaves +2.

Glossary

Technical terms used in this software manual are explained below. They are good in this manual only.

Term	leaning	Related word
borrow	Tomove a digit to the next lower position.	carry
carry	Tomove a digit to the next higher position.	borrow
context	Registers that a program uses.	
decimal addition	An addition in terms of decimal system.	
displacement	The difference between the initial position and later position.	
effective address	An after-modification address to be actually used.	
extention area	For the M16C/60, M16C/20, M16C/Tiny series, the area from 1000016 through FFFFF16.	
LSB	Abbreviation for Least Significant Biit The bit occupying the lowest-order position of a data ite	MSB m.

Term	Meaning	Related word
macro instruction	An instruction, written in a source language, to be expressed in a number of machine instructions when compiled into a machine code program.	
MSB	Abbreviation for Most Significant Bit The bit occupying the highest-order position of a data item.	LSB
operand	A part of instruction code that indicates the object on which an operation is performed.	operation code
operation	A generic term for move, comparison, bit processing, shift, rotation, arithmetic, logic, and branch.	
operation code	A part of instruction code that indicates what sort of operation the instruction performs.	operand
overflow	To exceed the maximum expressible value as a result of an operation.	i -
pack	To join data items. Used to mean to form two 4-bit data items into one 8- bit data item, to form two 8-bit data items into one 16- bit data item, etc.	unpack
SFR area	Abbreviation for Special Function Area. An area in which control bits of peripheral circuits embodied in a microcomputer and control registers are located.	

Term N	leaning	Related word
shift out	To move the content of a register either to the right or left until fully overflowed.	
sign bit	A bit that indicates either a positive or a negative (the highest-order bit).	
sign extension	To extend a data length in which the higher-order to be extended are made to have the same sign of the sign bit. For example, sign-extending FF16 results in FFFF16, and sign-extending 0F16 results in 000F16.	
stack frame	An area for automatic variables the functions of the C language use.	
string	A sequence of characters.	
unpack	To restore combined items or packed information to the original form. Used to mean to separate 8-bit information into two parts — 4 lower-order bits and four higher-order bits, to separate 16-bit information into two parts — 8 lower-order bits and 8 higher-order bits, or the like.	back
zero extension	To extend a data length by turning higher-order bits to 0's. For example, zero-extending FF16 to 16 bits results in 00FF16.	

Table of symbols

Symbols used in this software manual are explained below. They are good in this manual only.

Symbol	Meaning
←	Transposition from the right side to the left side
←→	Interchange between the right side and the left side
+	Addition
_	Subtraction
×	Multiplication
÷	Division
٨	Logical conjunction
v	Logical disjunction
Α	Exclusive disjunction
	Logical negation
dsp16	16-bit displacement
dsp20	20-bit displacement
dsp8	8-bit displacement
EVA()	An effective address indicated by what is enclosed in (Å@)
EXT()	Sign extension
(H)	Higher-order byte of a register or memory
H4:	Four higher-order bits of an 8-bit register or 8-bit memory
11	Absolute value
(L)	Lower-order byte of a register or memory
L4:	Four lower-order bits of an 8-bit register or 8-bit memory
LSB	Least Significant Bit
M()	Content of memory indicated by what is enclosed in (Å@)
(M)	Middle-order byte of a register or memory
MSB	Most Significant Bit
РСн	Higher-order byte of the program counter
РСмь	Middle-order byte and lower-order byte of the program counter
FLGн	Four higher-order bits of the flag register
FLGL	Eight lower-order bits of the flag register

Index

А

A0 and A1 ••• 5 A1A0 ••• 5 Address register ••• 5 Address space ••• 3 Addressing mode ••• 22

В

B flag ••• 6 Byte (8-bit) data ••• 16

С

C flag ••• 6 Carry flag ••• 6 Cycles ••• 139

D

D flag ••• 6 Data arrangement in memory ••• 17 Data arrangement in Register ••• 16 Data register ••• 4 Data type ••• 10 Debug flag ••• 6 Description example ••• 37 dest ••• 18

F

FB ••• 5 Fixed vector table ••• 19 Flag change ••• 37 Flag register ••• 5 FLG ••• 5 Frame base register ••• 5 Function ••• 37

I

Interrupt table register ••• 5 I flag ••• 6 Instruction code ••• 139 Instruction Format ••• 18 Instruction format specifier ••• 35 INTB ••• 5 Integer ••• 10 Interrupt enable flag ••• 6 Interrupt stack pointer ••• 5 Interrupt vector table ••• 19 IPL ••• 7 ISP ••• 5

L

Long word (32-bit) data ••• 16

М

Maskable interrupt ••• 248 Memory bit ••• 12 Mnemonic ••• 35, 38

Ν

Nibble (4-bit) data ••• 16 Nonmaskable interrupt ••• 248

0

O flag ••• 6 Operand ••• 35, 38 Operation ••• 37 Overflow flag ••• 6

PC ••• 5

Ρ

Processor interrupt priority level ••• 7 Program counter ••• 5

R

R0, R1, R2, and R3 ••• 4 R0H, R1H ••• 4 R0L, R1L ••• 4 R2R0 ••• 4 R3R1 ••• 4 Register bank ••• 8 Register bank select flag ••• 6 Register bit ••• 12 Related instruction ••• 37 Reset ••• 9 Static base register ••• 5 String ••• 15 Syntax ••• 35, 38

U

U flag ••• 6 User stack pointer ••• 5 USP ••• 5

V

Variable vector table ••• 20

W

Word (16-bit) data ••• 16

Ζ

Z flag ••• 6 Zero flag ••• 6

S

S flag ••• 6 SB ••• 5 Selectable src / dest (label) ••• 37 Sign flag ••• 6 Size specifier ••• 35 Software interrupt number ••• 20 Special page number ••• 19 Special page vector table ••• 19 src ••• 18 Stack pointer ••• 5 Stack pointer select flag ••• 6

Rev.	Date		Description	
		Page	Summary	
В	Sep 09, 1999	_	Page 104 [Operation] Line 3 Add to " *1 When <i>dest</i> is SP or when the U flag = "0" and <i>dest</i> is ISP, the value 2 is not added to SP."	
			Page 108 [Operation] Line 3 Add to " *1 When <i>src</i> is SP or when the U flag = "0" and <i>src</i> is ISP, the SP before being subtracted by 2 is saved. "	
			*Page 111 [Function] Line 5 Add to " A0, A1 and R3 are indeterminate. "	
			*Page 125 [Function] Line 3 Add to " However, the flag changes depending on the A0 or A1 status (16 bits) before the operation is performed. "	
			*Page 265 to 270 Add to "Chapter 6"	
B1	Sep 21, 2000	_	Page 194 (1) LDINTB #IMM <pre>*1 #IMM1 indicates the 4 high-order bits of #IMM. #IMM2 indicates the <u>4</u> low-order bits of #IMM> *1 #IMM1 indicates the 4 high-order bits of #IMM. #IMM2 indicates the <u>16</u> low-order bits of #IMM.</pre>	
B2	Mar 07, 2001	_	Page 255 The DIVX instruction requires a maximum time that consists of 30 cycles (without wait state) or 31 cycles (with one wait cycle) .	
B3	Jul 09, 2002	_	 Page 74 If you selected (.B) for the size specifier (.size), R0 is sign extended to 32 bits. In this case, R2 is used for the upper bytes. If you selected (.W) for the size specifier (.size), R0 is sign extended to 32 bits. In this case, R2 is used for the upper bytes. Page 126 Function] This instruction transfers <i>src</i> to <i>dest</i> when the Z flag is 0. 	

Rev.	Date	Description	
		Page	Summary
B3 J	Jul 09, 2002	-	 Page 127 [Function] This instruction transfers <i>src</i> to <i>dest</i> when the Z flag is 0. > This instruction transfers <i>src</i> to <i>dest</i> when the Z flag is 1.
			 Page 128 [Function] This instruction transfers <i>src</i> to <i>dest</i> when the Z flag is 1. This instruction transfers <i>src1</i> to <i>dest</i> when the Z flag is 1. When the Z flag is 0, it transfers <i>src2</i> to <i>dest</i>.
			 Page 129 [Function] This instruction transfers <i>src1</i> to <i>dest</i> when the Z flag is 1. When the Z flag is 0, it transfers <i>src2</i> to <i>dest</i>. This instruction subtracts <i>src</i> from <i>dest</i> and stores the result in <i>dest</i>. If <i>dest</i> is an A0 or A1 when the size specifier (.size) you selected is (.B), <i>src</i> is zero-expanded to > This instruction subtracts <i>src</i> from <i>dest</i> and stores the result in <i>dest</i>. If <i>dest</i> is an A0 or A1 when the size specifier (.size) you selected is (.B), <i>src</i> is zero-expanded to > This instruction subtracts <i>src</i> from <i>dest</i> and stores the result in <i>dest</i>. If <i>dest</i> is an A0 or A1 when the size specifier (.size) you selected is (.B), <i>src</i> is zero-expanded to perform operation in 16 bits. If <i>src</i> is an A0 or A1, operation is performed on the 8 low-order bits of A0 or A1. Page 131 [Function] perform operation in 16 bits. If <i>src</i> is an A0 or A1, operation is performed on the 8 low-order bits of A0 or A1. Each flag in the flag register changes state depending on the result of logical AND of <i>src</i> and <i>dest</i>. If <i>dest</i> is an A0 or A1 when the size specifier (.size) you selected is (.B), <i>src</i> is zero-expanded to > Each flag in the flag register changes state depending on the result of logical AND of <i>src</i> and <i>dest</i>. If <i>dest</i> is an A0 or A1 when the size specifier (.size) you selected is (.B), <i>src</i> is zero-expanded to >

Rev.	Date	Description	
		Page	Summary
B3	Jul 09, 2002	_	 Page 132 [Function] perform operation in 16 bits. If <i>src</i> is an A0 or A1, operation is performed on the 8 low-order bits of A0 or A1. > This instruction generates an undefined instruction interrupt. The undefined instruction interrupt is a nonmaskable interrupt.
			 Page 133 [Function] This instruction generates an undefined instruction interrupt. This instruction halts program execution. Program execution is restarted when an interrupt of a higher priority level than IPL is acknowledged or a reset is generated.
			 Page 134 [Function] The undefined instruction interrupt is a nonmaskable interrupt. This instruction halts program execution. Program execution is restarted when an interrupt of a higher priority level than IPL is acknowledged or a reset is generated.
			 This instruction exchanges contents between <i>src</i> and <i>dest</i>. If <i>dest</i> is an A0 or A1 when the size specifier (.size) you selected is (.B), 16 bits of zero- expanded <i>src</i> data are placed in the A0 or A1 and the 8 low-order bits of the A0 or A1 are placed in <i>src</i>.
			 Page 135 [Function] This instruction exchanges contents between <i>src</i> and <i>dest</i>. If <i>dest</i> is an A0 or A1 when the size specifier (.size) you selected is (.B), 16 bits of zero- expanded <i>src</i> data are placed in the A0 or A1 and the 8 low-order bits of the A0 or A1 are placed in <i>src</i>. > This instruction exchanges contents between <i>src</i> and <i>dest</i>. If <i>dest</i> is an A0 or A1 when the size specifier (.size) you selected is (.B), 16 bits of zero- expanded <i>src</i> data are placed in <i>src</i>. > This instruction exchanges contents between <i>src</i> and <i>dest</i>. If <i>dest</i> is an A0 or A1 when the size specifier (.size) you selected is (.B), 16 bits of zero- expanded <i>src</i> data are placed in the A0 or A1 and the 8 low-order bits of the A0 or A1 are placed in <i>src</i>.

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER SOFTWARE MANUAL M16C/60, M16C/20, M16C/Tiny Series Publication Data : Rev.B3 Jul 15, 2002 Rev.4.00 Jan 21, 2004 Published by : Sales Strategic Planning Div. Renesas Technology Corp.

© 2003, 2004. Renesas Technology Corp., All rights reserved. Printed in Japan.

M16C/60, M16C/20, M16C/Tiny Series Software Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan