
FEATURES:

- · A and C grades
- Low input and output leakage ≤1µA (max.)
- CMOS power levels
- · True TTL input and output compatibility:
 - VOH = 3.3V (typ.)
 - -VOL = 0.3V (typ.)
- · High Drive outputs (-15mA IOH, 48mA IOL)
- Meets or exceeds JEDEC standard 18 specifications
- · Power off disable outputs permit "live insertion"
- · Available in SOIC and QSOP packages


DESCRIPTION:

The IDT74FCT521T is an 8-bit identity comparator built using an advanced dual metal CMOS technology. These devices compare two words of up to eight bits each and provide a low output when the two words match bit for bit. The expansion input $\bar{I}A = B$ also serves as an active low enable input.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



TOP VIEW

Package Type	Package Code	Order Code
QSOP	PCG20	QG
SOIC	PSG20	SOG

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
lout	DC Output Current	-60 to +120	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Inputs and Vcc terminals only.
- 3. Output and I/O terminals only.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	pF
Соит	Output Capacitance	Vout = 0V	8	12	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
A0 - A7	Word A Inputs
Bo - B7	Word B Inputs
ĪA = B	Expansion or Enable Input (Active LOW)
ŌA = B	Identity Output (Active LOW)

FUNCTION TABLE(1)

Inputs		Output
ĪA=B	A, B	O A = B
L	A = B*	L
L	A ≠ B	Н
Н	A = B*	Н
Н	A ≠ B	Н

NOTF.

1. H = HIGH Voltage Level

L = LOW Voltage Level

*A0 = B0, A1 = B1, A2 = B2, etc.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, VCC = $5.0V \pm 5\%$

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
Vih	Input HIGH Level	Guaranteed Logic HIGH Level		2	_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		_	_	0.8	V
Іін	Input HIGH Current ⁽⁴⁾	Vcc = Max.	VI = 2.7V	T -	_	±1	μA
lıL	Input LOW Current ⁽⁴⁾	Vcc = Max.	VI = 0.5V	T -	_	±1	
lı	Input HIGH Current ⁽⁴⁾	Vcc = Max., VI = Vcc (Max.)		_	_	±1	μΑ
Vik	Clamp Diode Voltage	Vcc = Min., IIN = -18mA	VCC = Min., IIN = -18mA		-0.7	-1.2	V
los	Short Circuit Current	Vcc = Max., Vo = GND ⁽³⁾	Vcc = Max., Vo = GND ⁽³⁾		-120	-225	mA
Vон	Output HIGH Voltage	Vcc = Min	Iон = -8mA	2.4	3.3	_	V
		VIN = VIH or VIL	Iон = −15mA	2	3	_	
Vol	Output LOW Voltage	VCC = Min IOL = 48mA VIN = VIH or VIL		_	0.3	0.5	V
VH	Input Hysteresis	_		_	200	_	mV
lcc	Quiescent Power Supply Current	Vcc = Max. Vin = GND or Vcc		_	0.01	1	mA

NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- 4. The test limit for this parameter is $\pm 5\mu A$ at TA = $-55^{\circ}C$.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
∆lcc	Quiescent Power Supply Current TTL Inputs HIGH	$VCC = Max.$ $VIN = 3.4V^{(3)}$		_	0.5	2	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾			_	0.15	0.25	mA/ MHz
lc	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open fi = 10MHz One Bit Toggling 50% Duty Cycle	VIN = VCC VIN = GND VIN = 3.4V VIN = GND	_ _	1.5 1.8	3.5 4.5	mA

NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input; (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of Δlcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD (fCP/2+ fiNi)$

Icc = Quiescent Current

 Δ Icc = Power Supply Current for a TTL High Input (ViN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)

fi = Output Frequency

Ni = Number of Outputs at fi

All currents are in milliamps and all frequencies are in megahertz.


SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			74FCT521AT 74FCT521CT		521CT		
Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
t PLH	Propagation Delay	CL = 50pF	1.5	7.2	1.5	4.5	ns
t PHL	Ax or Bx to \overline{O} A = B	$RL = 500\Omega$					
t PLH	Propagation Delay		1.5	6	1.5	4.1	ns
tPHL	$\overline{I}A = B \text{ to } \overline{O}A = B$						

NOTES:


- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.

TEST CIRCUITS AND WAVEFORMS




Test Circuits for All Outputs

Octal Link



Set-Up, Hold, and Release Times



Propagation Delay


SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZouT of the Pulse Generator.



Pulse Width

Octal Link




Enable and Disable Times

NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns.

Octal Link

ORDERING INFORMATION



Orderable Part Information

Speed Grade	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
Α	74FCT521ATQG	PCG20	QSOP	I
	74FCT521ATQG8	PCG20	QSOP	I
	74FCT521ATSOG	PSG20	SOIC	I
	74FCT521ATSOG8	PSG20	SOIC	I
С	74FCT521CTQG	PCG20	QSOP	I
	74FCT521CTQG8	PCG20	QSOP	I
	74FCT521CTSOG	PSG20	SOIC	- 1
	74FCT521CTSOG8	PSG20	SOIC	Ī

Datasheet Document History

10/03/2009	Pg.	6	Updated the ordering information by removing the "IDT" notation and non RoHS part.
05/10/2018	Pgs.	2, 6	Added table under pin configuration diagram with detailed package information. Updated the ordering information
			diagram by deleting PYG package and adding Tube, Tape and Reel. Added new table of orderable part information.
05/03/2019	Pg.	6	Updated ordering information diagram.
02/11/2020	Pas.	1-7	Rebranded as Renesas datasheet.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.