Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Application Note



Inverter Control by V850 Microcontrollers

6-Phase PWM Output Control by Timer Q, Timer Q Option, Timer P, A/D Converters 0 and 1

V850E/IA3 V850E/IA4 V850ES/IK1 V850ES/IE2

Document No. U18600EJ1V0AN00 (1st edition) Date Published April 2007 N CP(K)

© NEC Electronics Corporation 2007 Printed in Japan [MEMO]

1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

⑤ POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

(6) INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of March, 2007. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

INTRODUCTION

- Cautions 1. This Application Note explains a case where the V850E/IA4 (μ PD70F3186GC-8EU-A) is used as a representative microcontroller. Use this Application Note for your reference when using the V850E/IA4 (other than the μ PD70F3186GC-8EU-A), V850E/IA3, V850ES/IK1, and V850ES/IE2.
 - Download the sample program used in this Application Note from the NEC Electronics Website (<u>http://www.necel.com/</u>).
 - 3. When using sample programs, reference the following startup module and link directive file and adjust them if necessary.
 - Startup module: ia4crt.s
 - Link directive file: ia4pwm.dir
 - 4. This sample program is provided for reference purposes only and operations are therefore not subject to guarantee by NEC Electronics Corporation. When using sample programs, customers are advised to sufficiently evaluate this product based on their systems, before use.

Target ReadersThis Application Note is intended for users who understand the functions of the
V850E/IA3, V850E/IA4, V850ES/IK1, and V850ES/IE2, and who design application
systems that use these microcontrollers. The applicable products are shown below.

- V850E/IA3 μPD703183, 70F3184
- V850E/IA4 μPD703185, 703186, 70F3186
- V850ES/IK1 μPD703327, 703329, 70F3329
- V850ES/IE2 μPD70F3713, 70F3714

PurposeThis Application Note explains, for your reference, how to set a 6-phase PWM output
mode and A/D conversion starting trigger timing using 16-bit timer/event counter Q0
(TMQ0), timer Q0 option (TMQOP0), 16-bit timer/event counter P0 (TMP0), and A/D
converters 0 and 1 which are necessary for inverter control of a 3-phase motor by the
V850E/IA3, V850E/IA4, V850ES/IK1, or V850ES/IE2.

Organization This Application Note is divided into the following sections.

• Hardware configuration

• Program configuration

Control method

- File configuration
- Flowchart
- Settings

Application Note U18600EJ1V0AN

How to Use This Manual	fields of electrical engineering, I For details of hardware function and electrical specifications \rightarrow See the V850E/IA3, V	sumed that the reader of this Application Note has general knowledge in the f electrical engineering, logic circuits, and microcontrollers. ails of hardware functions (especially register functions, setting methods, etc.) ctrical specifications ee the V850E/IA3, V850E/IA4 Hardware User's Manual, V850ES/IK1 ardware User's Manual, and V850ES/IE2 Hardware User's Manual.	
	For details of instruction function → See the V850E1 Archited Manual.	ns cture User's Manual and V850ES Architecture User's	
Conventions	Data significance: Active low representation: Memory map address: Note: Caution:	Higher digits on the left and lower digits on the right	
	Remark: Numeric representation:	Supplementary information Binary xxxx or xxxxB Decimal xxxx Hexadecimal xxxxH	
	Prefix indicating the power of 2 (address space, memory capacity):	K (kilo): $2^{10} = 1,024$ M (mega): $2^{20} = 1,024^{2}$ G (giga): $2^{30} = 1,024^{3}$	
	Data type:	Word:32 bitsHalfword:16 bitsByte:8 bits	

Product Differences

The differences between the V850E/IA4 and the V850E/IA3, V850ES/IK1, and V850ES/IE2 related to 16-bit timer/event counter Q (TMQ), timer Q option (TMQOP), 16-bit timer/event counter P (TMP), and A/D converters 0 and 1 are shown below.

Item		V850E/IA4	V850E/IA3	V850ES/IK1	V850ES/IE2
TMQ	TOQ10 pin	Available	None	Available	
	TRGQ0 pin	Available	Available	None	
	TOQH01 to TOQH03 pins	None	None	Available	
	TOQ00 pin	TOQ00	TOQ00	TOQ00 (CLMER)	
	Count clock	fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxx/64, fxx/128, fxx/256	fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxx/64, fxx/128, fxx/256	fxx, fxx/2, fxx/4, fxx/8 fxx/64, fxx/128	3, fxx/16, fxx/32,
TMQOP	TOQ0T1 to TOQ0T3 pins	Available	Available	None	
	TOQ0B1 to TOQ0B3 pins	Available	Available	None	
	TOQ1T1 to TOQ1T3 pins	Available	None	Available	
	TOQ1B1 to TOQ1B3 pins	Available	None	Available	
	TOQ00FF	Available	Available	None	
	TOQ10FF	Available	None	Available	
	TOP3OFF	Available	None	Available	
	TOQH0OFF	None	None	Available	
	Forced output stop function (at overvoltage detection by comparator function of A/D converter block)	Available	Available	None	
TMP	TOP31 pin	Available	None	Available	
	Count clock	fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxx/64, fxx/128, fxx/256	fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxx/64, fxx/128, fxx/256	fxx, fxx/2, fxx/4, fxx/8 fxx/64, fxx/128	3, fxx/16, fxx/32,
A/D converters 0, 1	Analog input	Total of two circuits: 8 ch A/D converter 0: 4 ch A/D converter 1: 4 ch	Total of two circuits: 6 ch A/D converter 0: 2 ch A/D converter 1: 4 ch	Total of two circuits A/D converter 0: 4 A/D converter 1: 4	ch
	Operational amplifier for input level amplification	Total of two circuits: 6 ch A/D converter 0: 3 ch A/D converter 1: 3 ch	Total of two circuits: 5 ch A/D converter 0: 2 ch A/D converter 1: 3 ch	None	
	Overvoltage detection comparator	Total of two circuits: 6 ch A/D converter 0: 3 ch A/D converter 1: 3 ch	Total of two circuits: 5 ch A/D converter 0: 2 ch A/D converter 1: 3 ch	None	
	AVDD0, AVDD1, AVREF0, AVREF1	Alternate-function pin	Alternate-function pin	Independent pin	

Remark fxx: Peripheral clock frequency

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents related to V850E/IA3	3, V850E/IA4	, V850ES/IK1	, and V850ES/IE2
--------------------------------	--------------	--------------	------------------

Document Name	Document No.
V850E1 Architecture User's Manual	U14559E
V850E/IA3, V850E/IA4 Hardware User's Manual	U16543E
V850ES Architecture User's Manual	U15943E
V850ES/IK1 Hardware User's Manual	U16910E
V850ES/IE2 Hardware User's Manual	U17716E
Inverter Control by V850 Series Vector Control by Hole Sensor Application Note	U17338E
Inverter Control by V850 Series Vector Control by Encoder Application Note	U17324E
Inverter Control by V850 Series 120° Excitation Method Control by Zero-Cross Detection Application Note	U17209E
Manual for Using Sample Program Functions Serial Communication (UARTA) Application Note	U18233E
Manual for Using Sample Program Functions Serial Communication (CSIB) Application Note	U18234E
Manual for Using Sample Program Functions DMA Functions Application Note	U18235E
Manual for Using Sample Program Functions Timer M Application Note	U18236E
Manual for Using Sample Program Functions Watchdog Timer Application Note	U18237E
Manual for Using Sample Program Functions Timer P Application Note	U18238E
Manual for Using Sample Program Functions Timer Q Application Note	U18239E
Manual for Using Sample Program Functions Timer ENC Application Note	U18240E
Manual for Using Sample Program Functions Port Functions Application Note	U18241E
Manual for Using Sample Program Functions Clock Generator Application Note	U18242E
Manual for Using Sample Program Functions Standby Function Application Note	U18243E
Manual for Using Sample Program Functions Interrupt Functions Application Note	U18244E
Manual for Using Sample Program Functions A/D Converters 0 and 1 Application Note	U18245E
Manual for Using Sample Program Functions A/D Converter 2 Application Note	U18246E
Inverter Control by V850 Microcontrollers 6-Phase PWM Output Control by Timer Q, Timer Q Option, Timer P, A/D Converters 0 and 1 Application Note	This document

Documents related to development tools (user's manuals)

Document Nan	Document No.	
QB-V850EIA4 (In-circuit emulator for V850E/IA3, V850E/IA4, V850ES/IK1)		U17167E
QB-V850ESIX2 (In-circuit emulator for V850ES/IE2)		U17909E
QB-V850MINI (On-chip debug emulator for V850E/IA4)		U17638E
CA850 (Ver. 3.00) (C compiler package)	Operation	U17293E
	C Language	U17291E
	Assembly Language	U17292E
	Link Directive	U17294E
PM+ (Ver. 6.00) (Project manager)		U17178E
ID850 (Ver. 3.00) (Integrated debugger) Operation		U17358E
ID850QB (Ver. 3.20) (Integrated debugger) Operation		U17964E
TW850 (Ver. 2.00) (Performance analysis tuning tool)	U17241E	
RX850 (Ver. 3.20) (Real-time OS)	Basics	U13430E
	Installation	U17419E
	Technical	U13431E
	Task Debugger	U17420E
RX850 Pro (Ver. 3.20) (Real-time OS)	Basics	U13773E
	Installation	U17421E
	Technical	U13772E
	Task Debugger	U17422E
AZ850 (Ver. 3.30) (System performance analyzer)		U17423E
PG-FP4 Flash Memory Programmer	U15260E	

CONTENTS

CHAPTE	R 1 HARDWARE CONFIGURATION	11
1.1	Operation	11
1.2	System Configuration	11
1.3	CPU Block	12
	1.3.1 Memory map	12
	1.3.2 Pin assignment	13
	1.3.3 On-chip peripheral I/O	16
CHAPTE	R 2 CONTROL METHOD	18
2.1	Control Block	18
2.2	3-Phase Voltage Conversion	
2.3	Register Settings	20
СНАРТЕ	R 3 PROGRAM CONFIGURATION	
3.1	Configuration of 3-Phase PWM Driver	
3.2	Global Variables	-
3.3	Definitions of Constants	
3.4	Setting Dead Time	
3.5	Determining PWM Pulse	54
3.6	A/D Conversion	56
	3.6.1 Conversion start trigger timing of A/D converters 0 and 1 for synchronization operation	56
	3.6.2 A/D conversion completion time	57
3.7	Arguments	58
СНАРТЕ	R 4 FILE CONFIGURATION	60
4.1	File Configuration	60
4.2	Explanation of Source Files	61
СНАРТЕ	R 5 FLOWCHART	62
5.1	Initialization Processing	
5.2	Global Variable Processing (common.c)	62
5.3	Global Variable Processing (common.h)	63
5.4	MAIN Processing	63
5.5	PWM Processing	
5.6	High-Impedance Setting Processing	
5.7	TM0 Valley Interrupt (INTTQ0OV) Servicing	
5.8	A/D Converters 0 and 1 Conversion Completion Processing	
5.9	sin2 Calculation Processing	
5.10	sins Calculation Processing	68
СНАРТЕ	R 6 SETTINGS	
6.1	Settings of 3-Phase PWM Driver	69
APPEND	IX A INTERFACE BETWEEN MODULES	70

CHAPTER 1 HARDWARE CONFIGURATION

This chapter describes the hardware configuration of the 3-phase PWM driver.

1.1 Operation


The following shows the main functions of the 3-phase PWM driver.

- Pulse duty for U, V, and W phases can be set freely by specifying the d axis, q axis, and rotational coordinates (θ).
- PWM pulse of the same duty can be continuously output in output lock mode.
- PWM output pins (TOQ0T1 to TOQ0T3, TOQ0B1 to TOQ0B3) can be set to high-impedance state by software.
- The start trigger for conversion of A/D converters 0 and 1 can be generated in synchronization with carrier cycles.

1.2 System Configuration

The system configuration is shown below.





1.3 CPU Block

The 3-phase PWM driver inputs an 8 MHz clock to the V850E/IA4 (μ PD70F3186GC-8EU-A) and operates at 64 MHz by multiplying the clock by eight. The internal RAM size of the V850E/IA4 (μ PD70F3186GC-8EU-A) can be changed between 6 KB and 12 KB. Set the internal RAM size to 12 KB for the 3-phase PWM driver.

1.3.1 Memory map

The memory map is shown below.




Figure 1-2. Memory Map

1.3.2 Pin assignment

Pin assignments of the V850E/IA4 (μ PD70F3186GC-8EU-A) are shown below.

Pin No.	Pin Name	I/O Mode Setting	Signal Name	Active Level
1	ANI00	Input	Motor drive current for A/D converter 0	0 to +5 V
2	ANI01	_	Unused	-
3	ANI02	-		-
4	AIN03	-		-
5	P70	Input		_
6	P71	Input		_
7	P72	Input		-
8	P73	Input		-
9	AVDD	-	Positive power supply for A/D converters 0 to 2	+5 V
10	AVss	-	Ground potential for A/D converters 0 to 2	GND
11	CMPREF	_	Unused	_
12	AVss	-	Ground potential for A/D converters 0 to 2	+5 V
13	AVDD	-	Positive power supply for A/D converters 0 to 2	GND
14	P74	Input	Unused	_
15	P75	Input	7	_
16	P76	Input		-
17	P77	Input	7	_
18	ANI10	Input	Motor drive current for A/D converter 1	0 to +5 V
19	ANI11	_	Unused	_
20	ANI12	_		_
21	ANI13	_		_
22	P00	Input	7	_
23	P01	Input	7	_
24	P02	Input		-
25	P03	Input		_
26	P04	Input		_
27	P05	Input		-
28	P06	Input	7	_
29	P07	Input	7	_
30	Vdd	-	Positive power supply for internal unit	+2.5 V
31	Vss	-	Ground potential for internal unit	GND
32	P40	Input	Unused	_
33	P41	Input	1	-
34	P42	Input	1	-
35	P20	Input	1	-
36	P21	Input	1	-
37	P22	Input	1	_
38	EVDD	-	Positive power supply for external pin	5 V
39	EVss	_	Ground potential for external pin	GND

Pin No	Pin Name	I/O Mode Setting	Signal Name	Active Level
40	P23	Input	Unused	_
41	P24	Input		_
42	P25	Input		_
43	CVDD	-	Power supply for oscillator and PLL	+2.5 V
44	X2	_	System clock	_
45	X1	Input		_
46	CVss	-	Ground potential for oscillator and PLL	GND
47	RESET	Input	System reset input	L
48	P43	Input	Unused	-
49	P44	Input		-
50	Vdd	_	Positive power supply for internal unit	+2.5 V
51	Vss	_	Ground potential for internal unit	GND
52	P30	Input	Unused	-
53	P31	Input		_
54	P32	Input		-
55	P33	Input		-
56	P34	Input		-
57	P35	Input		-
58	P36	Input		-
59	P37	Input		-
60	P26	Input		-
61	P27	Input		-
62	PDL0	Input (output in debugging)	Output port for debugging	– (H in debugging)
63	PDL1	Input (output in debugging)		– (H in debugging)
64	VDD	-	Positive power supply for internal unit	+2.5 V
65	Vss	-	Ground potential for internal unit	GND
66	PDL2	Input (output in debugging)	Output port for debugging	– (H in debugging)
67	PDL3	Input (output in debugging)		– (H in debugging)
68	PDL4	Input (output in debugging)		– (H in debugging)
69	PDL5	Input (output in debugging)]	– (H in debugging)
70	PDL6	Input (output in debugging)		– (H in debugging)
71	PDL7	Input (output in debugging)		– (H in debugging)
72	EVss	_	Ground potential for external pin	GND
73	EVDD	_	Positive power supply for external pin	+5 V
74	PDL8	Input (output in debugging)	Output port for debugging	– (H in debugging)
75	PDL9	Input (output in debugging)]	– (H in debugging)
76	PDL10	Input (output in debugging)]	– (H in debugging)
77	PDL11	Input (output in debugging)		– (H in debugging)
78	PDL12	Input (output in debugging)]	– (H in debugging)
79	PDL13	Input (output in debugging)		– (H in debugging)
80	PDL14	Input (output in debugging)		– (H in debugging)

Table 1-1. V850E/IA4 (µPD70F3186GC-8EU-A) Pin Assignment (2/3)

Remark L: low level

H: high level

Pin No	Pin Name	I/O Mode Setting	Signal Name	Active Level
81	PDL15	Input (output in debugging)	Output port for debugging	 – (H in debugging)
82	DDI	Input	Debug data input for on-chip debug L	
			emulator (used only in debugging)	
83	DCK	Input	Debug clock input for on-chip debug	L
			emulator (used only in debugging)	
84	DMS	Input	Debug mode select for on-chip debug	L
			emulator (used only in debugging)	
85	Vss	-	Ground potential for internal unit	GND
86	Vdd		Positive power supply for internal unit	+2.5 V
87	FLMD0	Input	Flash memory programming mode	н
			setting pin	
88	TOQ0T1	Output	U phase output	-
89	TOQ0B1	Output	U phase output	-
90	TOQ0T2	Output	V phase output	-
91	EVss	-	Ground potential for external pin GND	
92	EVDD	-	Positive power supply for external pin +5 V	
93	TOQ0B2	Output	V phase output	-
94	TOQ0T3	Output	W phase output	-
95	TOQ0B3	Output	W phase output	-
96	P16	Input	Unused	_
97	P17	Input		-
98	DDO	Output	Debug data output for on-chip debug	L
			emulator (used only in debugging)	
99	DRST	Input	Debug reset input for on-chip debug	L
			emulator (used only in debugging)	
100	PLLSIN	Input	Output frequency select signal input in	+5 V
			PLL mode	

Table 1-1.	V850E/IA4	μPD70F3186GC-8EU-A) Pin Assie	anment (3/3)
				giiiiioiii (0,0)

Remark L: low level

H: high level

1.3.3 On-chip peripheral I/O

The following peripheral I/Os are used in the 3-phase PWM driver.

On-Chip Peripheral I/O Function Name	Function
(V850E/IA4 (µPD70F3186GC-8EU-A))	
PDL0 to PDL15	For debugging (used only for debugging, not used for any other purpose)
Timer Q0 (TMQ0) + TMQ0 option (TMQOP0) + Timer P0 (TMP0)	PWM output
ANI00	Motor drive current for A/D converter 0
ANI10	Motor drive current for A/D converter 1
On-chip debug function	Using on-chip debug unit

Table 1-2. On-Chip Peripheral I/Os Used

(1) Description of on-chip peripheral I/O function

(a) Output ports for debugging

Ports used in program debugging. Do not input/output for any other purpose.

(b) PWM output

- TMQ0: Sets the PWM timer count and duty factor in 6-phase PWM output mode.
- TMQOP0: Appends a dead time to PWM, generated by TMQ0.
- TMP0: Synchronizes TMQ0 and TMP0, and generates the start trigger for conversion of A/D converters 0 and 1.

PWM settings by the 3-phase PWM driver are as follows.

Carrier frequency: 20 kHz Dead time: $4 \mu s$ Culling rate: 1/1

Table 1-3. PWM Output Pin Output Level

TOQ0T1 to TOQ0T3, TOQ0B1 to TOQ0B3	Output Level
Before execution of CALL instruction for 3-phase PWM	High impedance
While 3-phase PWM driver is operating	High impedance/high level/low level

(c) ANI00

In response to the trigger from TMP0, performs A/D conversion of the ANI00 value. After the A/D conversion completes, generates the A/D0 conversion completion interrupt (INTAD0) of the priority level 4.

ANI00: 0 to +5 V Synchronization trigger timing: 1 μ s after the TMQ0 valley interrupt (INTTQ0OV) of carrier cycle A/D conversion completion time: 1.94 μ s

(d) ANI10

In response to the trigger from TMP0, performs A/D conversion of the ANI10 value. After the A/D conversion completes, generates the A/D1 conversion completion interrupt (INTAD1) of the priority level 4.

ANI10:0 to +5 VSynchronization trigger timing:1 μ s after the TMQ0 trough interrupt (INTTQ0OV) of carrier cycleA/D conversion completion time:1.94 μ s

(e) On-chip debug function

The V850E/IA4 (μ PD70F3186GC-8EU-A) includes an on-chip debug unit and implements the on-chip debugging by itself, using the on-chip debug emulator connected.


For how to connect to the on-chip debug emulator, refer to manuals of the debugger used.

CHAPTER 2 CONTROL METHOD

2.1 Control Block

The control block diagram of the 3-phase PWM driver is shown below.





(1) Mode identification

Mode of the 3-phase PWM driver can be identified in accordance with the software state. Modes of the 3-phase PWM driver are as follows.

- Direct mode: PWM duty ratio set by value0 to value2 is used as the PWM voltage.
- dq conversion mode: PWM voltage is determined by d axis voltage, q axis voltage, and rotation position (θ).
- Output lock mode: PWM voltage previously set by the 3-phase PWM driver is output.

(2) 3-phase voltage conversion

Coordinate transformation processing is performed in the dq conversion mode.

(3) Retention PWM

PWM voltage previously set by the 3-phase PWM driver is retained.

(4) PWM setting

PWM voltage is calculated and output to registers of the V850E/IA4 (µPD70F3186GC-8EU-A).

2.2 3-Phase Voltage Conversion

The following shows the formula to convert the dq axes voltage into the 3-phase coordinate.

```
Phase U voltage = (d axis voltage \times \sin(\theta + 90^\circ)) - (q axis voltage \times \sin(\theta))
Phase V voltage = (d axis voltage \times \sin(\theta + 330^\circ)) - (q axis voltage \times \sin(\theta + 240^\circ))
Phase W voltage = -Phase U voltage - Phase V voltage
```

2.3 Register Settings

(1) System wait control register (VSWC)

Set the VSWC register as follows.


VSWC register = 13H

		6	5	4	3	2	 4	0
After reset	0	I	I	I	0	I	1	1
Bit name	-	-	-	-	-	-	-	-
Set value	0	0	0	1	0	0	1	1
			or bus acce	ss to the o	n-chip perij	pheral I/O	register	
	4 waits in	64 MHz op	eration					

(2) Internal memory size switching register (IMS)

Set the IMS register as follows.

IMS register = 01H



(3) PLL control register (PLLCTL)

Set the PLLCTL register as follows.

PLLCTL register = 03H

7 0 0 0	6 0 0 0	5 0 0 0	4 0 0 0	3 0 0 0	2 0 0 0	1 0 SELPLL 1	0 1 1 1
0	0	0	0	0	0		1
-	-	-		-	-	SELPLL 1	1
0	0	0	0	0	0	1	1
						· · ·	
ELPLL			CPU ope	ration clock	selection	l	
1	PLL mode)					
set bits	s 7 to 2 to	"0" and	set bit 0 t	o "1".			
	1	1 PLL mode	1 PLL mode	1 PLL mode		1 PLL mode	1 PLL mode

(4) Processor clock control register (PCC)

Set the PCC register as follows.

PCC register = 00H

	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	1	1
Bit name	0	0	0	0	0	0	CK1	CK0
Set value	0	0	0	0	0	0	0	0
comb	PCC regis pination o E/IA3, V85	f specific	sequenc	ces. For c	details, re	efer to 3.		-
V850	oination o	f specific i0E/IA4 H	sequend lardware l	ces. For c	details, re	efer to 3.		-

(5) Power save control register (PSC)

Set the PSC register as follows.

PSC register = 00H

PSC							Address: Fl	FFF1FEH
	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	0	0	0	INTM	0	0	STB	0
Set value	0	0	0	0	0	0	0	0
		•						
	INTM	Stan	dby mode	control by r	naskable ir	nterrupt red	quest (INTx	x ^{Note})
	0	Standby r	node relea	se by INTxx	request e	nabled		
	STB			Operati	on mode s	election		
	0	Normal m	ode					
Note For details, se Manual (U16		17-1 Inte	rrupt Sou	Irce List in	n the V85	0E/IA3, V	850E/IA4	Hardware
		ster is a s						

(6) Power save mode register (PSMR)


Set the PSMR register as follows.

PSMR register = 00H

After reset	0	0	0	0	0	0	0	0
Bit name	0	0	0	0	0	0	0	PSM0
Set value	0	0	0	0	0	0	0	0
	PSM0 0	IDLE mo	•	on specifica	ition in soft	ware stand	iby mode	

(7) Oscillation stabilization time select register (OSTS)

Set the OSTS register as follows.



(8) Clock monitor mode register (CLM)

Set the CLM register as follows.

CLM register = 00H

CLM							Address:	FFFFF870H	
	7	6	5	4	3	2	1	0	
After reset	0	0	0	0	0	0	0	0	
Bit name	0	0	0	0	0	0	0	CLME	
Set value	0	0	0	0	0	0	0	0	
	CLME			Clock mo	nitor operat	tion contro	I		
	0	Clock mor	nitor operat	tion disable	ed				
combina	tion of s	-	equences	5. For de	etails, ref	er to 3.4		register o ial registe	-

(9) Port 1 mode control register (PMC1)

Set the PMC1 register as follows.

PMC1 register = 3FH

	7	6	5	4	3	2	1	0		
After reset	0	0	0	0	0	0	0	0		
Bit name	PMC17	PMC16	PMC15	PMC14	PMC13	PMC12	PMC11	PMC10		
Set value	0	0	1	1	1	1	1	1		
	PMC17		Specific	ation of ope	erating mod	de of P17 p	oin			
	0	I/O port								
	PMC16		Specific	ation of ope	erating mod	de of P16 p	oin			
	0	I/O port								
	PMC15	5 Specification of operating mode of P15 pin TOQ0B3 output/TRGQ0 input								
	1									
	PMC14		Specific	ation of ope	erating mod	de of P14 p	pin			
	1	TOQ0T3 output/EVTQ0 input								
	PMC13		Specific	ation of ope	erating mod	de of P13 p	pin			
	1									
	PMC12									
	1									
	PMC11	1 Specification of operating mode of P11 pin								
	1	TOQ0B1 output/TIQ02 input/TOQ02 output								
	PMC10		Specifica	ation of ope	rating mod	e of P10 p	in			
	1	TOQ0T1 (output/TIQ	01 input/TO	Q01 outpu	t				

(10) Port 1 function control register (PFC1), port 1 function control expansion register (PFCE1) Set the PFC1 and PFCE1 registers as follows.


PFC1 register = C0H PFCE1 register = 00H

PFCE1							Address: F	FFFF702H	
	7	6	5	4	3	2	1	0	
After reset	0	0	0	0	0	0	0	0	
Bit name	0	0	0	0	0	PFCE12	PFCE11	PFCE10	
Set value	0	0	0	0	0	0	0	0	
PFC1							Address: F	FFFF462H	
	7	6	5	4	3	2	1	0	
After reset	0	0	0	0	0	0	0	0	
Bit name	PFC17	PFC16	PFC15	PFC14	PFC13	PFC12	PFC11	PFC10	
Set value	1	1	0	0	0	0	0	0	
	PFC17		Speci	fication of a	alternate fu	nction of P	17 pin		
	1	TIP21 inp	ut						
	PFC16 Specification of alternate function of P16 pin								
	1	TIP20 input							
		-							
	PFC15		Speci	fication of a	alternate fu	nction of P	15 pin		
	0	TOQ0B3							
	Ŭ	100000	output						
	PFC14		Spaci	fication of a	ultornato fu	notion of P	14 nin		
	0	TOODTO	-	incation of a	allemale lu		14 pin		
	0	TOQ0T3	output						
	PFC13		-	fication of a	alternate fu	nction of P	13 pin		
	0	TOQ0B2	output						
	PFCE12	PFC12	Spe	cification o	f alternate	function of	P12 pin		
	0	0	TOQ0T2 o	output					
	PFCE11	PFC11	Spe	cification o	f alternate	function of	P11 pin		
	0	0	TOQ0B1 o	output					
	L		1	•					
	PFCE10	PFC10	Spe	cification o	falternate	function of	P10 pin		
	0	0	TOQ0T1 c						
	Ľ	, J		aipui					

(11) Pull-up resistor option register 1 (PU1)

Set the PU1 register as follows.

PU1 register = 00H



(12) TMP0 control register 0 (TP0CTL0)

Set the TP0CTL0 register as follows.

TP0CTL0 register = 00H

TP0CTL0							Address: F	FFFF640H
	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	TP0CE	0	0	0	0	TP0CKS2	TP0CKS1	TP0CKS0
Set value	0	0	0	0	0	0	0	0
			I					
	TP0CE			TMP0	operatior	control		
	0	TMP0 ope	eration disal	bled (TMP	0 reset as	ynchronous	ly ^{Note})	
						-		
	TP0CKS2	TP0CKS1	TP0CKS0		Interna	l count clocł	selection	
	0	0	0	fxx/2				
Note The TP0OP		-	-	-	reset si	multaneou	sly. More	eover, time

(13) TMP0 control register 1 (TP0CTL1)

Set the TP0CTL1 register as follows.

TP0CTL1 register = 85H

TP0CTL1							Address: F	FFFF641		
	7	6	5	4	3	2	1	0		
After reset	0	0	0	0	0	0	0	0		
Bit name	TP0SYE	TP0EST	TP0EEE	0	0	TP0MD2	TP0MD1	TPOMDO		
Set value	1	0	0	0	0	1	0	1		
	TP0SYE			Operati	on mode	selection				
	1	Tuning op	eration mod	le						
	TP0EST			Softwa	are trigge	r control				
	0	No softwa	No software trigger operation							
	TP0EEE			Coun	t clock se	election				
	0	(Performs		ith the cou	nt clock s	ount input (Tl elected by th S2 bits.)				
	TP0MD2	TP0MD1	TP0MD0		Tin	ner mode se	lection			
		0	1	F	ning time	r mada				

(14) TMP0 I/O control register 0 (TP0IOC0)

Set the TP0IOC0 register as follows.

TP0IOC0 register = 00H

TP0IOC0							Address: F	FFFF642H
	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	0	0	0	0	TP0OL1	TP0OE1	TP0OL0	TP0OE0
Set value	0	0	0	0	0	0	0	0
	TP0OL1			TOP01 pi	in output le	vel setting		
	0	TOP01 pir	n starts out	put at high	level.			
	TP0OE1	TOP01 pin output setting						
	0	Timer outp • Low leve	Timer output prohibited • Low level is output from the TOP01 pin.					
	TP0OL0			TOP00 pi	in output le	vel setting		
	0	TOP00 pir	n starts out	out at high	level.			
	TP0OE0			TOPOC) pin output	t setting		
	0	Timer out	out prohibit		OP00 pin.			

(15) TMP0 I/O control register 1 (TP0IOC1)

Set the TP0IOC1 register as follows.

TP0IOC1 register = 00H

TP0IOC1							Address: F	FFFF643F		
	7	6	5	4	3	2	1	0		
After reset	0	0	0	0	0	0	0	0		
Bit name	0	0	0	0	TP0IS3	TP0IS2	TP0IS1	TP0IS0		
Set value	0	0	0	0	0	0	0	0		
	TP0IS3	TP0IS2 Capture trigger input signal (TIP01 pin) valid edge setting								
	0	0	No edge	detection (d	capture ope	eration inva	lid)			
	TP0IS1	TP0IS0	Capture	e trigger inp	out signal (TIP00 pin)	valid edge	setting		
	0	0	NI			eration inva	1.4)			

(16) TMP0 I/O control register 2 (TP0IOC2)

Set the TP0IOC2 register as follows.

TP0IOC2 register = 00H

TP0IOC2							Address: F	FFFF644H		
	7	6	5	4	3	2	1	0		
After reset	0	0	0	0	0	0	0	0		
Bit name	0	0	0	0	TP0EES1	TP0EES0	TP0ETS1	TP0ETS0		
Set value	0	0	0	0	0	0	0	0		
	TRAFECT	TRAFESA	External	event count	input cign	al (TIP00 n	in) valid ed	ao sottina		
	IPUEESI	IFULL30	0EES0 External event count input signal (TIP00 pin) valid edge setting 0 No edge detection (external event count invalid)							
	0					· ·	,	ige setting		
						· ·	,			
	0		No edge	detection (e	external eve	· ·	ivalid)			

(17) TMP0 option register 0 (TP0OPT0)

Set the TP0OPT0 register as follows.

TP0OPT0 register = 00H

0	1	2	3	4	5	6	7	
0	0	0	0	0	0	0	0	After reset
TP00VF	0	0	0	TP0CCS0	TP0CCS1	0	0	Bit name
0	0	0	0	0	0	0	0	Set value
	lection	ompare se	r capture/c	CR1 registe	TP0C0		TP0CCS1	
				ected	register sel	Compare	0	
				00104		Comparo	u v	
						Compare		
	lection	compare se	r capture/c	CR0 registe			TP0CCS0	
	lection	compare se	r capture/c	CR0 registe			TP0CCS0	
	lection	compare se	r capture/c	CR0 registe	TPOCO		TP0CCS0	
	lection		r capture/c	CR0 registe ected	TPOCO		TP0CCS0 0	

(18) TMP0 capture/compare register 0 (TP0CCR0)

Set the TP0CCR0 register as follows.


TP0CCR0 register = 0020H

TP0CCR0	15	14	13	12	11	10	9	8	7	6	5	4			FFFF	F646 0
After reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit name	-	-	-	-	-	-	-	_	_	-	-	-	_	-	-	-
Set value	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
						Сс	ompai	e reg	ister v	/alue	settin	g				
			D con us late		0 co	nversi	ion sta	art triç	gger v	alue	settin	g (cor	npare	e mato	ch	

(19) TMP0 capture/compare register 1 (TP0CCR1)

Set the TP0CCR1 register as follows.

TP0CCR1 register = 0020H



(20) TMQ0 control register 0 (TQ0CTL0)

Set the TQ0CTL0 register as follows.

TQ0CTL0 register = 00H

TQ0CTL0							Address: F	FFFF5C0H				
	7	6	5	4	3	2	1	0				
After reset	0	0	0	0	0	0	0	0				
Bit name	TQ0CE	0	0	0	0	TQ0CKS2	TQ0CKS1	TQOCKSO				
Set value	0	0	0	0	0	0	0	0				
			•									
	TQ0CE	TMQ0 operation control										
	0	TMQ0 ope	eration disa	bled (TMQ	0 reset as	nchronous	ly ^{Note})					
	TQ0CKS2	TQ0CKS1	TQ0CKS0		Internal	count clock	selection					
	0	0	0	fxx/2								
	0	0 0 fxx/2 F bit and 16-bit counter are reset simultaneously. Moreover, time TOQ10 pins) are reset to the TQ0IOC0 register set status at the s										

(21) TMQ0 control register 1 (TQ0CTL1)

Set the TQ0CTL1 register as follows.

TQ0CTL1 register = 07H

TQ0CTL1							Address: F	FFFF5C1H						
	7	6	5	4	3	2	1	0						
After reset	0	0	0	0	0	0	0	0						
Bit name	0	TQ0EST	TQ0EEE	0	0	TQ0MD2	TQ0MD1	TQ0MD0						
Set value	0	0 0 0 0 1 1 1												
	TQ0EST	T Software trigger control												
	0	No softwa	No software trigger operation											
	TQ0EEE			Coun	t clock sel	ection								
	0	Perform c	peration with punting with TQ0CKS0	n the count	clock sele	cted by the								
	TQ0MD2	TQ0MD1	TQ0MD0		Time	er mode se	lection							
	1	1	1	6-phase	PWM outp	out mode								

(22) TMQ0 I/O control register 0 (TQ0IOC0)

Set the TQ0IOC0 register as follows.

TQ0IOC0 register = 55H

TQ0IOC0							Address: F	FFFF5C2F
	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	TQ0OL3	TQ0OE3	TQ0OL2	TQ0OE2	TQ0OL1	TQ0OE1	TQ0OL0	TQ0OE0
Set value	0	1	0	1	0	1	0	1
	TQ0OLm	Output le	evel setting	of TOQ0m	and TOQ0)Tb pins (m	ı = 0 to 3, b	e = 1 to 3)
	0	TOQ0m a	and TOQ01	Tb pins star	t output at	high level.		,
	TQ0OEm	Outpu	t setting of	TOQ0m ar	nd TOQ0Tb	pins (m =	0 to 3, b =	1 to 3)
	1	Timer outpins.)	out enabled	d (A pulse i	s output fro	om the TOC	00m and TC	OQ0Tb

(23) TMQ0 I/O control register 1 (TQ0IOC1)

Set the TQ0IOC1 register as follows.

TQ0IOC1 register = 00H

TQ0IOC1							Address: F	FFFF5C3H					
	7	6	5	4	3	2	1	0					
After reset	0	0	0	0	0	0	0	0					
Bit name	TQ0IS7	TQ0IS6	TQ0IS5	TQ0IS4	TQ0IS3	TQ0IS2	TQ0IS1	TQ0IS0					
Set value	0	0	0	0	0	0	0	0					
	TQ0IS7 TQ0IS6 Capture trigger input signal (TIQ03 pin) valid edge setting												
	0 0 No edge detection (capture operation invalid)												
	TQ0IS5	TQ0IS4	Captur	e trigger in	out signal (TIQ02 pin)	valid edge	setting					
			Capture trigger input signal (TIQ02 pin) valid edge setting No edge detection (capture operation invalid)										
	0	0	No edge o	detection (c	capture ope	eration inva	lid)						
	0	0	No edge o	detection (c	capture ope	eration inva	lid)						
	0 TQ0IS3	0 TQ0IS2		detection (c			,	setting					
			Capture	,	out signal (TIQ01 pin)	valid edge	setting					
	TQ0IS3	TQ0IS2	Capture	e trigger in	out signal (TIQ01 pin)	valid edge	setting					
	TQ0IS3	TQ0IS2	Captur No edge o	e trigger in	out signal (capture ope	TIQ01 pin) eration inva	valid edge lid)						

(24) TMQ0 I/O control register 2 (TQ0IOC2)

Set the TQ0IOC2 register as follows.

TQ0IOC2 register = 00H

TQ0IOC2							Address: F	FFFF5C4H
	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	0	0	0	0	TQ0EES1	TQ0EES0	TQ0ETS1	TQ0ETS0
Set value	0	0	0	0	0	0	0	0
	TQ0EES1	TQ0EES0	External e	event count	input signa	ll (EVTQ0 p	oin) valid ed	lge setting
	TQ0EES1	TQ0EES0	External e	event count	input signa	l (EVTQ0 p	oin) valid ed	lge setting
	0	0	No edge	detection (external eve	ent count ir	nvalid)	
	TQ0ETS1	TQ0ETS0	Externa	l trigger inp	out signal (FRGQ0 pin) valid edg	e setting

(25) TMQ0 option register 0 (TQ0OPT0)

Set the TQ0OPT0 register as follows.

TQ0OPT0 register = 00H

TQ0OPT0	_		_		_			FFFF5C5H					
	7	6	5	4	3	2	1	0					
After reset	0	0	0	0	0	0	0	0					
Bit name	TQ0CCS3	TQ0CCS2	TQ0CCS1	TQ0CCS0	0	TQ0CMS	TQ0CUF	TQ00VF					
Set value	0	0	0	0	0	0	0	0					
	TQ0CCSm TQ0CCRm register capture/compare selection (m = 0 to 3)												
	0 Compare register selected												
	TQ0CMS		Con	npare regist	ter rewrite	mode seleo	ction						
	0	Batch rew	rite mode	specified (tr	ransfer ope	eration spe	cified)						
	TQ0	CUF		Time	r Q0 coun	t up/down f	lag						
	(0 Timer Q0 is counting up.											
	TQ0	OVF		-	TMQ0 ove	rflow flag							
	TQ0OVF TMQ0 overflow flag Reset (0) 0 written to TQ0OVF bit or TQ0CTL0.TQ0CE bit = 0												

(26) TMQ0 capture/compare register 0 (TQ0CCR0)

Set the TQ0CCR0 register as follows.


TQ0CCR0 register = 031FH

TQ0CCR0													Addre	ss: F	FFFF	5C6F
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit name	-	-	-	-	-	-	-	-	_	-	-	-	-	-	-	-
Set value	0	0	0	0	0	0	1	1	0	0	0	1	1	1	1	1
	Compare register value setting															
	50 μ	s, 79	9 cou	nts												
	50 μ	s, 79	9 cou	nts												

(27) TMQ0 capture/compare register 1 (TQ0CCR1)

Set the TQ0CCR1 register as follows.

TQ0CCR1 register = 0320H



(28) TMQ0 capture/compare register 2 (TQ0CCR2)

Set the TQ0CCR2 register as follows.

TQ0CCR2 register = 0320H

TQ0CCR2	15	14	13	12	11	10	9	8	7	6	5		Addre 3	ess: F 2	FFFF	5CAH 0
After reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit name	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Set value	0	0	0	0	0	0	1	1	0	0	1	0	0	0	0	0
						Co	mpar	e reg	ister v	/alue	settin	g	-			<u> </u>
	800	coun	ts													

(29) TMQ0 capture/compare register 3 (TQ0CCR3)

Set the TQ0CCR3 register as follows.

TQ0CCR3 register = 0320H

TQ0CCR3	15	14	13	12	11	10	9	8	7	6	5			ss: F	FFFF 1	5CCI 0
After reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit name	-	-	_	-	_	_	_	_	-	-	-	_	_	-	-	-
Set value	0	0	0	0	0	0	1	1	0	0	1	0	0	0	0	0
							ompa	ro roc	listor	value	cottin					
	800	coun	ts				Jinpa	le leg	ISLEI	value	Setti	iy				

(30) TMQ0 option register 1 (TQ0OPT1)

Set the TQ0OPT1 register as follows.

TQ0OPT1 register = 40H

TQ0OPT1								Address: F	FFFF5E0H
	7	6	Ę	5	4	3	2	1	0
After reset	0	0	()	0	0	0	0	0
Bit name	TQ0ICE	TQOIC	DE () Т	Q0ID4	TQ0ID3	TQ0ID2	TQ0ID1	TQ0ID0
Set value	0	1	()	0	0	0	0	0
				·					
	TQ0ICE			Crest in	errupt (I	NTTQOCC	0 signal) e	nable	
	0	Do no culling		TQ0CC) signal	(do not use	e it as cour	nt signal for	interrupt
	TQ0IOE			Valley ir	terrupt	(INTTQ0O	V signal) e	nable	
	1	Use IN	ITTQ00\	/ signal	use it a	s count sig	nal for inte	rrupt culling	g).
	TQ0ID4	TQ0ID3	TQ0ID2	TQ0ID ⁻	TQ0IE	00 1	Number of	times of int	errupt
	0	0	0	0	0	Not cu	lled (all inte	errupts are	output)

(31) TMQ0 option register 2 (TQ0OPT2)

Set the TQ0OPT2 register as follows.

TQ0OPT2 register = 84H

TQ0OPT2							Address: F	FFFF5E1						
	7	6	5	4	3	2	1	0						
After reset	0	0	0	0	0	0	0	0						
Bit name	TQ0RDE	TQ0DTM	TQ0ATM03	TQ0ATM02	TQ0AT03	TQ0AT02	TQ0AT01	TQOATOO						
Set value	1	0	0	0	0	1	0	0						
	TQ0RDE			Trans	fer culling e	nable								
	1	Culls tran register.	sfer at the	same inter	val as interi	rupt culling	set by the	TQnOPT1						
	TQ0DTM)ead-time c		ration mod	a selection	(m – 1 to '	3)						
	0	Dead-time at a narro	e counter c w interval (ounts up n (TOQ0m ou	ormally and utput width nd counts u	l, if TOQ0n < dead-tim	n output of	TMQ0 is						
	TQ0ATM03			TQOATN	103 mode s	election								
	0	0 Outputs A/D trigger signal (TQTADT00) for INTTP0CC1 interrupt while dead-time counter is counting up.												
	TQ0ATM02													
	0													
	TQ0AT03			A/D trigg	A/D trigger output control 3									
	0	Disables o	output of A/I	D trigger sig	gnal (TQTA	DT00) for I	NTTP0CC1	l interrupt.						
	TQ0AT02			A/D trigg	ger output o	control 2								
	1	Enables o	utput of A/I	D trigger sig	gnal (TQTA	DT00) for I	NTTP0CC	0 interrupt						
	TQ0AT01			A/D trigg	ger output o	control 1								
	0	Disables (crest inte		/D trigger s	ignal (TQT	ADT00) for	INTTQ0C	C0						
	TQ0AT00			A/D trigg	ger output o	control 0								
	0	Disables output of A/D trigger signal (TQTADT00) for INTTQ0OV (valley interrupt).												

(32) TMQ0 option register 3 (TQ0OPT3)

Set the TQ0OPT3 register as follows.


TQ0OPT3 register = 00H

TQ0OPT3	7	6	5	4	3								
After reset	0	0	0	0	0	0	0	0					
Bit name	0	0	TQ0ATM13 TQ0ATM12 TQ0AT13 TQ0AT12 TQ0AT11 TQ0AT10 0 0 0 0 0 0 0 0 TQ0ATM13 TQ0ATM12 TQ0AT112 TQ0AT111 TQ0AT10 0 0 0 0 0 0 0 TQ0ATM13 mode selection mode selection mode selection mode selection TQ0ATM12 mode selection mode selection mode selection mode selection utputs A/D trigger signal (TQTADT01) of INTTPOCC0 interrupt while sed-time counter is counting up. mode selection A/D trigger output control 3 A/D trigger output control 3 mode selection										
Set value	0	6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 TQ0ATM13 TQ0ATM12 TQ0AT13 TQ0AT112 TQ0AT11 TQ0AT110 0 0 0 0 0 0 0 0 0 13 TQ0ATM13 mode selection 0 0 0 0 0 14 TQ0ATM12 mode selection 0 0 0 0 0 13 TQ0ATM12 mode selection 0 0 0 0 0 12 TQ0ATM12 mode selection 0 0 0 0 0 13 TQ0ATM12 mode selection 0 0 0 0 0 0 0 14 TQ0ATM12 mode selection 0											
		-	-	-	-			_					
	TQ0ATM13			TOOATA	112 mode of								
	0					INTTPOCC	1 interrupt	while					
	TQ0ATM12			TQ0ATM	112 mode s	election							
	0					INTTP0CC	0 interrupt	while					
	TQ0AT13			A/D trigg	ger output o	control 3							
	0	Disables	output of A/	D trigger si	gnal (TQTA	DT01) for I	NTTP0CC	I interrupt.					
	TQ0AT12			A/D trigg	ger output o	control 2							
		Dissibilities											
	0	Disables	output of A/	D trigger si	gnal (TQTA	DT01) for l	NTTPOCCO) interrupt.					
	0 TQ0AT11	Disables	output of A/			,	NTTPOCCO	o interrupt.					
			output of A/	A/D trigg	ger output o	control 1		•					
	TQ0AT11 0	Disables	output of A/	A/D trigg D trigger si	ger output o	control 1 DT01) for I		•					
	TQ0AT11	Disables (crest inte	output of A/	A/D trigg D trigger sig A/D trigg	ger output o gnal (TQTA ger output o	control 1 DT01) for I	NTTQOCC) interrupt					

(33) TMQ0 I/O control register 3 (TQ0IOC3)

Set the TQ0IOC3 register as follows.

TQ0IOC3 register = FCH



(34) TMQ0 dead-time compare register (TQ0DTC)

Set the TQ0DTC register as follows.

TQ0DTC register = 0080H

After reset 0 <th< th=""><th>Atter reset 0 <th0< th=""> 0 <th0< th=""> <th0< th=""> <th0< th=""> <th0< t<="" th=""><th>TQ0DTC</th><th>15</th><th>14</th><th>13</th><th>12</th><th>11</th><th>10</th><th>9</th><th>8</th><th>7</th><th>6</th><th>5</th><th>-</th><th>Addre 3</th><th>ess: F</th><th>FFFF 1</th><th>5E4H 0</th></th0<></th0<></th0<></th0<></th0<></th></th<>	Atter reset 0 <th0< th=""> 0 <th0< th=""> <th0< th=""> <th0< th=""> <th0< t<="" th=""><th>TQ0DTC</th><th>15</th><th>14</th><th>13</th><th>12</th><th>11</th><th>10</th><th>9</th><th>8</th><th>7</th><th>6</th><th>5</th><th>-</th><th>Addre 3</th><th>ess: F</th><th>FFFF 1</th><th>5E4H 0</th></th0<></th0<></th0<></th0<></th0<>	TQ0DTC	15	14	13	12	11	10	9	8	7	6	5	-	Addre 3	ess: F	FFFF 1	5E4H 0
	Dit name DTC9 DTC9 DTC6 DTC5 DTC4 DTC3 DTC2 DTC1 DTC0 Set value 0 0 0 0 0 0 0 1 0 <td>After reset</td> <td>0</td>	After reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Set value 0 0 0 0 0 0 0 0 1 0		Bit name	0	0	0	0	0	0										
	Dead-time value specification	Set value	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

(35) High-impedance output control register 00 (HZA0CTL0)

Set the HZA0CTL0 register as follows.

HZA0CTL0 register = 80H/88H

HZA0CTL0								FFFFF5F0H			
	7	6	5	4	3	2	1	0			
After reset	0	0	0	0	0	0	0	0			
Bit name	HZA0DCE0	HZA0DCM0	HZA0DCN0	HZA0DCP0	HZA0DCT0	HZA0DCC0	0	HZA0DCF0			
Set value	1	0	0	0	0/1	0	0	0			
	HZA0DCE0			High-impe	edance out	out control					
	1	Enables h	igh-impeda	ince output							
		I									
	HZA0DCM0	Cor	ndition of cl	earing high	i-impedanc	e state by H	HZA0DCC	0 bit			
	0	Setting of	the HZA0D	CC0 bit is	valid regarc	lless of the	TOQ00FI	= pin input.			
	HZA0DCN0	HZA0DCP0		TOQ0O	FF pin inpu	it edge spec	cification				
	0	0	No valid e input is pro		g the HZA0	DCF0 bit b	y TOQ0O	FF pin			
	HZA0DCT0		ł	ligh-imped	ance outpu	ut trigger bit					
	0	No operati	ion								
	1		nade to go 0 bit is set		impedance	e state by so	oftware ar	nd the			
	L										
	HZA0DCC0		Hig	h-impedan	ce output c	ontrol clear	bit				
	0	No operati	ion								
	HZA0DCF0		F	ligh-imped	ance outpu	t status flag	ļ				
	0			of the targe 0 0 when th							
	1	 This bit is cleared to 0 when the HZA0DCE0 bit = 0. This bit is cleared to 0 when the HZA0DCC0 bit = 1. 									

(36) A/D converter n mode register 0 (ADAnM0)

Set the ADAnM0 register as follows.

ADAnM0	register =	22H/A2H
--------	------------	---------

ADAnM0			,	Address: A	DA0M0 FF	FFF200H,	ADA1M0 F	FFFF220H
(n = 0, 1)	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	ADAnCE	0	ADAnMD1	ADAnMD0	ADAnETS1	ADAnETS0	ADAnTMD	ADAnEF
Set value	0/1	0	1	0	0	0	1	0
	ADAnCE			A/D conve	rsion opera	tion contro	I	
	0	Stop conv	ersion ope	eration				
	1	Start conv	version ope	eration				
	ADAnMD1	ADAnMD0		Ope	ration mode	e specificat	ion	
	1	0	One-sho	t select mo	de			
	ADAnETS1	ADAnETS0	Spec	ification of	external trig	gger (ADTF	RGn) valid (edge
	0	0	No edge	detection ((external tri	gger invalio	(k	
	ADAnTMD			Trigger	mode spec	cification		
	1	Hardware	e trigger mo	ode				
	ADAnEF			Status	of A/D con	verter n		
			ersion stop					

(37) A/D converter n mode register 1 (ADAnM1)

Set the ADAnM1 register as follows.

ADAnM1	register =	: 01H
--------	------------	-------

(n = 0, 1)	7	6	5	4	3	2		0
After reset	0	0	0	0	0	0	0	0
Bit name	0	0	0	0	0	0	ADAnFR1	ADAnFR
Set value	0	0	0	0	0	0	0	1
	ADAnFR1	ADAnFR0		Specificatio	n of numb	er of conv	version clock	s
	0	1	1.94 <i>μ</i> s					

(38) A/D converter n channel specification register (ADAnS)

Set the ADAnS register as follows.

ADAnS register = 00H

	ADAnS2 0	ADAnS1 0	ADAnS0 0	ANIn0		Select mod	e	
Set value	0	0	0	0	0	0	0	0
Bit name	0	0	0	0	0	ADAnS2	ADAnS1	ADAnS0
After reset	0	0	0	0	0	0	0	0
ADAnS (n = 0, 1)	7	6	5	4	3 3	2 ²	1, ADA 13 F	0

(39) A/D converter n mode register 2 (ADAnM2)

Set the ADAnM2 register as follows.

ADAnM2 register = 01H

ADAnM2				Address: A	DA0M2 FF	FFF203F	I, ADA1M2 F	FFFF223H
(n = 0, 1)	7	6	5	4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	ADAnBS	0	0	0	0	0	ADAnTMD1	ADAnTMD0
Set value	0	0	0	0	0	0	0	1
	ADAnBS 0	1-buffer m	node	Buffer	mode spec	cification		
	ADAnTMD1	ADAnTMD0		Hardwa	re trigger n	node spe	cification	
	0	1	Timer tr	igger mode	0			

(40) Operational amplifier n control register 0 (OPnCTL0)

Set the OPnCTL0 register as follows.

OPnCTL0 register = 00H

(n = 0, 1)	7	6	5	dress: OP0 4	3	2	1	0
After reset	0	0	0	4	0	0	0	0
				-			-	-
Bit name	0			OPnOEN0	0	0	0	OPnGA0
Set value	0	0	0	0	0	0	0	0
	OPnOEN2		Oper	ation contro	l of opera	tional amp	lifier 2	
	0	Disables	operation					
	OPnOEN1		Oper	ation contro	l of opera	tional amp	lifier 1	
	0	Disables	operation					
							lifior 0	
	OPnOEN0		Oper	ation contro	ol of opera	itional amp		
	OPnOEN0 0	Disables		ation contro	l of opera	itional amp	inier 0	
		Disables		ation contro	I of opera	liionai amp		
		Disables	operation	ration contro				

(41) Operational amplifier n control register 1 (OPnCTL1)

Set the OPnCTL1 register as follows.

OPnCTL1 register = 00H

(n = 0, 1)	7	6	5	ldress: OP0 4	3	2	1	0
After reset	0	0	0	0	0	0	0	0
Bit name	0	OPnCEN2	OPnCEN1	OPnCEN0	0	0	0	OPnCMF
Set value	0	0	0	0	0	0	0	0
	OPnCEN2			Operation c	ontrol of c	omparator	2	
	0	Disables	operation					
	OPnCEN1			Operation c	ontrol of c	omparator	1	
	0	Disables	operation					
	OPnCEN0			Operation c	ontrol of c	omparator	0	
	0	Disables	operation					
	OPnCMP			Compa	rator outpu	ut status		
	0	~		• (voltage de			

(42) Interrupt control register (ADnIC)

Set the ADnIC register as follows.

ADnIC register = 04H

After reset	7	6	5	4	3 0	2		0	
		1	0		-	1	1	1	
Bit name	ADnIF	ADnMK	0	0	0	ADnPR2	ADnPR1	ADnPR0	
Set value	0	0	0	0	0	1	0	0	
	ADnIF			Interru	pt request	flag ^{Note}			
			nterrupt request not issued						
	0	Interrupt r	equest not	issued					
	0	Interrupt r	equest not	issued					
	0 ADnMK	Interrupt r	equest not		rrupt masl	c flag			
		•	equest not	Inte	rrupt masl	< flag			
	ADnMK	•	•	Inte	rrupt masl	< flag			
	ADnMK	•	•	Inte		c flag riority spec	ification bit		

(43) Interrupt control register (TQ0OVIC)

Set the TQ0OVIC register as follows.

TQ0OVIC register = 01H

	7	6	5	4	3	2	1	0
After reset	0	1	0	0	0	1	1	1
Bit name	TQ00VIF	ΤQ0ΟVMK	0	0	0	TQ0OVPR2	TQ0OVPR1	TQ0OVPR0
Set value	0	0	0	0	0	0	0	1
				-		-		
	TQ00VIF			Interru	upt reques	st flag ^{Note}		
	0	Interrupt r	equest sigr	nal not issu	ied			
	TQ0OVMK			Inte	errupt mas	sk flag		
	0	Interrupt s	ervicing er	nabled				
								•
	TQ00VPR2	TQ0OVPR1	TQ0OVPR0		Interrupt	priority spec	fication bit	
	0	0	1	Specifies	level 1.			

(44) Interrupt mask register 0 (IMR0)

Set the IMR0 register as follows.

IMR0 register = FBFFH

IMR0 (IMR0H/IMR0L)	15	14	13	12	11	10	Ad 9	dress 8				100H F100H 4		R0H I 2	FFF	F101H 0
After reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit name	tq1 OVMK	TQ0 CCMK3	TQ0 CCMK2	TQ0 CCMK1	ТQ0 ССМК0		CMP MK1		PMK7	РМК	PMK5	PMK4	PMK	врмка	РМК	1PMK0
Set value	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1
	TQ10	OVMK				Int	errup	mas	k flag	settir	ng					
	-	1	INT	TQ10	DV int	errup	t serv	icing	disab	led						
		CMK3					errup		-		ng					
		1	INT	TQ0C	C3 ir	nterru	pt ser	vicing) disa	bled						
		CMK2					errup		-		ng					
		1	INT	TQ0C	C2 ir	nterru	pt ser	vicing) disa	bled						
	TQ0C															
		1	INTTQ0CC1 interrupt servicing disabled													
		CMK0														
		1 INTTQ0CC0 interrupt servicing disabled														
		OVMK		TOO	N (1)		errup		-		ng					
)	INI	TQUC	DV Int	errup	t serv	icing (enabl	ed						
	CMP				4		errup				ng					
		1		CIMP	i inte	rrupt	servic	ing a	sable	a						
		MK0) into		errup servic		-		ng					
				CIVIF	Jinte	nupt	Servic	ing u	Sable	u						
	PM	IK7 I		D7 in	orrun		errup		-	settir	ng					
				1.7 111	lenuμ	N 301	/icing	uisau	ieu							
		IK6 I		D6 in	orrun		errupi /icing		-	settir	ng					
						. 301										
	PM		1.1.7		0.000		errup			settir	ng					
		1		22 IN	errup	ot serv	/icing	disab	ned							

PMK4	Interrupt mask flag setting	
1	INTP4 interrupt servicing disabled	
PMK3	Interrupt mask flag setting INTP3 interrupt servicing disabled	
PMK2	Interrupt mask flag setting	
1	INTP2 interrupt servicing disabled	
PMK1	Interrupt mask flag setting	
1	INTP1 interrupt servicing disabled	
PMK0	Interrupt mask flag setting	
1	INTP0 interrupt servicing disabled	

(45) Interrupt mask register 3 (IMR3)

Set the IMR3 register as follows.

IMR3 register = FCFFH

			Address: IMR3 FFFF106H IMR3L FFFF106H, IMR3H FFFF107H													
IMR3 (IMR3H/IMR3L)	15	14	13	12	11	10	9	8	IM 7	R3L I 6	FFFFI 5	F106H 4	H, IMF 3	73H F 2	FFFF 1	107⊦ 0
After reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit name	1	1	1	1	TM0 EQMK0	AD2 MK	AD1 MK	AD0 MK					UA1 RMK		СВ0 ТМК	
Set value	1	1	1	1	1	1	0	0	1	1	1	1	1	1	1	1
	TMOE	QMK0					Interi	rupt m	nask f	lag se	etting					
		1	INT	TMO	EQ0 ir	nterru	pt ser	vicing) disa	bled						
	AD	2MK					Interi	rupt m	nask f	lag se	etting					
		1	INT	INTAD2 interrupt servicing disabled												
	AD	1MK		Interrupt mask flag setting												
	(C	INTAD1 interrupt servicing enabled													
	AD	OMK	Interrupt mask flag setting													
	(0 INTAD0 interrupt servicing enabled														
	CB1	тмк					Interi	rupt m	nask f	lag se	etting					
		1	INT	CB1 ⁻	T inter	rupt s	ervic	ing dis	sable	d						
	CB1	RMK					Inter	rupt m	nask f	lag se	etting					
		1	INT	CB1	R inter	rrupt s	servic	ing di	sable	d						
	CB1F	REMK					Interi	rupt m	nask f	lag se	etting					
		1 INTCB1RE interrupt servicing disabled														
	UA1	UA1TMK Interrupt mask flag setting														
	1					INTUA1T interrupt servicing disabled										

UA1RMK	Interrupt mask flag setting	
-		
1	INTUA1R interrupt servicing disabled	
UA1REMK	Interrupt mask flag setting	
1	INTUA1RE interrupt servicing disabled	
СВОТМК	Interrupt mask flag setting	
1	INTCB0T interrupt servicing disabled	
CB0RMK	Interrupt mask flag setting	

CHAPTER 3 PROGRAM CONFIGURATION

This chapter explains the program configuration of the 3-phase PWM driver. The user should set the PWM pulse.

3.1 Configuration of 3-Phase PWM Driver

The configuration of the 3-phase PWM driver is illustrated below.




Figure 3-1. Phase PWM Driver Configuration (1/2)

<1>	Mode identification:	Identifies the operation mode	of the 3-phase PWM driver.
<2>	Holding PWM:	Sets in the output lock mode phase PWM driver.	the PWM duty ratio previously set by the 3-
<3>	3-phase voltage conversion:	Performs 3-phase voltage con	nversion in the dq conversion mode.
<4>	Direct output:	Individually sets values of pha	ases U, V, and W.
<5>	High impedance setting:	Switches the port state of the	U, \overline{U} , V, \overline{V} , W, and \overline{W} phase pins between the
		high-impedance state and PV	VM output state.
<6>	sin calculation processing:	sin calculation by Taylor's exp	ansion. Called by <3>.
<7>	A/D converters 0 and 1 converters	ersion completion processing:	Interrupt servicing that occurs after completion
			of conversion by A/D converters 0 and 1
<8>	TMQ0 valley interrupt (INTTO	QOOV) processing:	TMQ0 valley interrupt (INTTQ0OV)
			processing. Used for debugging.

Figure 3-1. 3-Phase PWM Driver Configuration (2/2)

3.2 Global Variables

The global variables used for the 3-phase PWM driver are listed below.

Symbol	No.	Туре	Usage	Set Value
bk_hi_z	(1)	unsigned char	Flag holding high-impedance state	 O: PWM output pin is in a high-impedance state. PWM output pin is ready for PWM output.
bk_phase_u	(2)	signed int	Holds duty ratio of phase U.	0 to 800
bk_phase_v	(3)	signed int	Holds duty ratio of phase V.	0 to 800
bk_phase_w	(4)	signed int	Holds duty ratio of phase W.	0 to 800
test_pwm_mode	(5)	unsigned char	For debugging (usually commented out)	0: Direct mode 1: dq conversion mode 2: Output lock mode
test_pwm_flag	(6)	unsigned char	For debugging (usually commented out)	0: PWM output disabled 1: PWM output enabled
test_value0	(7)	signed int	For debugging (usually commented out)	In direct mode: 0 to 800 In dq conversion mode: -400 to 400
test_value1	(8)	signed int	For debugging (usually commented out)	In direct mode: 0 to 800 In dq conversion mode: -400 to 400
test_value2	(9)	signed int	For debugging (usually commented out)	In direct mode: 0 to 800 In dq conversion mode: -400 to 400

[Explanation of global variables]

(1) bk_hi_z

This variable holds the status of the PWM output pin when the 3-phase PWM driver was previously driven.

(2) bk_phase_u

This variable holds the set value of the TQ0CCR1 register (U-phase duty ratio) when the 3-phase PWM driver was previously driven in the output lock mode.

(3) bk_phase_v

This variable holds the set value of the TQ0CCR2 register (V-phase duty ratio) when the 3-phase PWM driver was previously driven in the output lock mode.

(4) bk_phase_w

This variable holds the set value of the TQ0CCR3 register (W-phase duty ratio) when the 3-phase PWM driver was previously driven in the output lock mode.

(5) test_pwm_mode

This variable is a RAM area that is used for debugging the 3-phase PWM driver. It specifies pwm_mode to the pwm function in the tmp_zero() function. It is usually commented out.

(6) test_pwm_flag

This variable is a RAM area that is used for debugging the 3-phase PWM driver. It specifies pwm_flag to the pwm function in the tmp_zero() function. It is usually commented out.

(7) test_value0

This variable is a RAM area that is used for debugging the 3-phase PWM driver. It specifies pwm_value0 to the pwm function in the tmp_zero() function. It is usually commented out.

(8) test_value1

This variable is a RAM area that is used for debugging the 3-phase PWM driver. It specifies pwm_value1 to the pwm function in the tmp_zero() function. It is usually commented out.

(9) test_value2

This variable is a RAM area that is used for debugging the 3-phase PWM driver. It specifies pwm_value2 to the pwm function in the tmp_zero() function. It is usually commented out.

3.3 Definitions of Constants

The constants used for the 3-phase PWM driver are listed in the following table.

Table 3-2. C	onstants
--------------	----------

Symbol	No.	Usage	Constant
MAXPULSE	(1)	Resolution of motor rotation angle	10,000
SGETA	(2)	sin jack-up constant	14
CARRIERPULSE	(3)	Carrier frequency (set value of TQ0CCR0 register)	799

[Explanation of constants]

(1) MAXPULSE

This constant indicates the resolution of the motor rotation angle, and is used with the sin2 function. It expresses 0° to 360° at a resolution of 10,000.

(2) SGETA

This is a jack-up constant for the sins function.

(3) CARRIERPULSE

This is a set value of carrier frequency.

The TMQ0 count clock period can be calculated by the expression below.

TMQ0 count clock period = $\frac{2}{f_{xx}}$

Remark fxx: Peripheral clock

The carrier period can be calculated by this expression.

Carrier period = (Set value of TQ0CCR0 register + 1) \times 2 \times TMQ0 count clock period

Example: Set value of carrier frequency where the carrier frequency is 20 kHz (carrier period: 50 μs) and the peripheral clock (fxx) is 64 MHz

```
Set value of TQ0CCR0 register = {(Carrier period × fxx) / (2 \times 2)} - 1
= (50 \times 64) / 4 - 1
= 3200 / 4 - 1
= 800 - 1
= 799
```

Therefore, TQ0CCR0 = CARRIERPULSE = 799.

3.4 Setting Dead Time

The dead time is set by using the TQ0DTC register and is calculated by the following expression.

Dead time = Set value of TQ0DTC register × TMQ0 count clock period

Example: Set value of the TQ0DTC register when the dead time is 4 μ s and the peripheral clock (fxx) is 64 MHz

TQ0DTC = Dead time \times fxx / 2 = 4 \times 64 / 2 = 256 / 2 = 128

Therefore, TQ0DTC = 128.

3.5 Determining PWM Pulse

The relationship between the duty ratios of phase U, V, and W, and the values of the TQ0CCR1 to TQ0CCR3 registers is shown below.

(1) Calculating output width of upper-arm phase

The output widths of phases U, V, and W are calculated by the following expressions (including dead time).

U-phase output width = {(TQ0CCR0 + 1 - TQ0CCR1) \times 2 - TQ0DTC} \times TMQ0 count clock period

V-phase output width = {(TQ0CCR0 + 1 - TQ0CCR2) × 2 - TQ0DTC} × TMQ0 count clock period

W-phase output width = {(TQ0CCR0 + 1 - TQ0CCR3) \times 2 - TQ0DTC} \times TMQ0 count clock period


(2) Calculating output width of lower-arm phase

The output widths of phases \overline{U} , \overline{V} , and \overline{W} are calculated by the following expressions (including dead time).

```
\overline{U}-phase output width = {(TQ0CCR0 + 1 - TQ0CCR1) × 2 + TQ0DTC} × TMQ0 count clock period
```

V-phase output width = {(TQ0CCR0 + 1 - TQ0CCR2) × 2 + TQ0DTC} × TMQ0 count clock period

 \overline{W} -phase output width = {(TQ0CCR0 + 1 - TQ0CCR3) × 2 + TQ0DTC} × TMQ0 count clock period





3.6 A/D Conversion

3.6.1 Conversion start trigger timing of A/D converters 0 and 1 for synchronization operation

The 3-phase PWM driver implements a synchronization operation by using TMQ0, TMQOP0, and TMP0. Therefore, any timing can be set for the conversion start trigger of A/D converters 0 and 1. Because the timing of comparison match of TMP0 during a synchronization operation is synchronized with the operating clock of TMQ0, it is calculated by using the TMQ0 count clock period.


The timing of the conversion start trigger of A/D converters 0 and 1 can be calculated by the following expression.

Conversion start trigger timing of A/D converter $n = TP0CCRn \times TMQ0$ count clock period **Remark** n = 0 or 1

Example: TMP0 comparison match timing where the timing of the conversion start trigger of A/D converter n is 1 μs after the TMQ0 valley interrupt (INTTQ0OV) of carrier period and the peripheral clock (fxx) is 64 MHz

Set value of TP0CCRn register = (Conversion start trigger timing of A/D converter $n \times fxx$) / 2 = (1 × 64) / 2

Figure 3-3. Conversion Start Trigger Source of A/D Converters 0 and 1 of 3-Phase PWM Driver



With the 3-phase PWM driver, the timing of conversion start trigger of A/D converters 0 and 1 is the same. To change the conversion start time, set the TP0CCR0 and TP0CCR1 registers in accordance with the above expression.

3.6.2 A/D conversion completion time

With the 3-phase PWM driver, the ADA0M1 register is set as follows.

```
ADA0M1 = 0x01; /*A/D0 conversion clock 124 (1.94 us)*/
```

The A/D conversion clock time is 124 clocks and the A/D conversion completion time is 1.94 μ s.

3.7 Arguments

The arguments used in the 3-phase PWM driver are listed in the table below.

	J						
Symbol	No.	Туре	Usage	Set Value			
pwm_mode	(1)	unsigned char	Sets 3-phase PWM mode.	 Direct mode dq conversion mode Output lock mode^{Note} 			
pwm_flag	(2)	unsigned char	PWM output flag	0: PWM output disabled (high-impedance state)1: PWM output enabled (PWM output)			
value0	(3)	signed int	Set value 0	In direct mode: 0 to 800 In dq conversion mode: -400 to 400			
value1	(4)	signed int	Set value 1	In direct mode: 0 to 800 In dq conversion mode: -400 to 400			
value2	(5)	signed int	Set value 2	In direct mode: 0 to 800 In dq conversion mode: 0 to MAXPULSE			

Table 3	3-3	Δrau	nente
I abie v	J-J.	Aiyui	nenta

Note If the output is locked in the output lock mode at a high pulse duty ratio, the IGBT driver may generate heat and be damaged. Therefore, set the output lock mode after thoroughly evaluating the pulse duty ratio in the overall system.

[Explanation of arguments]

(1) pwm_mode

This argument sets a mode of the 3-phase PWM driver.

(2) pwm_flag

This argument sets the output status of the PWM output pin.

(3) value0

This argument is a set value in each mode.

In direct mode:	U-phase output width. Set this value in a range of 0 to 800 (CARRIERPULSE + 1).				
In dq conversion mode:	Executes 3-phase voltage conversion used for vector calculation. This value is				
	equivalent to d-axis current in the dq conversion mode.				
	This value is set in a range of (-400 to 400) ^{Note} .				
In output lock mode:	None				
	This argument is not used in the output lock mode.				

Remark Refer to the next page for Note.

(4) value1

This argument is a set value in each mode.

In direct mode:	V-phase output width. Set this value in a range of 0 to 800 (CARRIERPULSE + 1).					
In dq conversion mode:	Executes 3-phase voltage conversion used for vector calculation. This value is					
	equivalent to q-axis current in the dq conversion mode.					
	This value is set in a range of (-400 to 400) ^{Note} .					
In output lock mode:	None					
	This argument is not used in the output lock mode.					

(5) value2

This argument is a set value in each mode.

•	
In direct mode:	W-phase output width. Set this value in a range of 0 to 800 (CARRIERPULSE + 1).
In dq conversion mode:	Executes 3-phase voltage conversion used for vector calculation. This value is
	equivalent to the rotation coordinate (θ).
	This value is set in a range of (0 to MAXPULSE -1) ^{Note} .
In output lock mode:	None
	This argument is not used in the output lock mode.

Note The PWM pulse duty ratio may exceed 100% in the dq conversion mode, depending on the d and q axes and the rotation coordinate (θ). Therefore, thoroughly evaluate the values of value0, value1, and value2.

CHAPTER 4 FILE CONFIGURATION

This chapter explains the file configuration of the 3-phase PWM driver.

4.1 File Configuration

The 3-phase PWM driver consists of the following 10 files.

(1) Source files

<1>	main.c:	MAIN processing
<2>	pt_unit.c:	3-phase PWM driver file
<3>	init.c:	Initialization processing
<4>	common.c:	Definitions of constants and global variable declaration
<5>	sin2.c:	sin calculation processing

(2) Include file

common.h: This is a header file that allows other files to access the global variables defined by common.c by using the EXTERN instruction.

Read this header file to use definitions of constants and global variables with the other file by dividing the file.

If definitions of constants or a global variable is used, the user should define both the common.c and common.h files.

(3) Project-related files

- <1> libm.a: Mathematic library^{Note}
- <2> libc.a: Standard library^{Note}
- <3> ia4crt.s: Startup module of 3-phase PWM driver
- <4> ia4pwm.dir: Link directive file of 3-phase PWM driver
- **Note** libm.a and libc.a are libraries that are automatically allocated by the project manager when a project is generated.

4.2 Explanation of Source Files

Source File Name	Function Name	Explanation
main.c	main()	MAIN processing. Nothing is written in the main routine of the 3-phase PWM driver.
	ad0_function()	Conversion completion processing of A/D converter 0
	ad1_function()	Conversion completion processing of A/D converter 1
	tmq_zero()	Interrupt servicing of carrier period
pt_unit.c	pwm()	Driver that performs 3-phase PWM control
	hi_z()	Driver that controls the output pin for 3-phase PWM
Init.c	hinit()	Initializes the on-chip peripheral I/O of the V850E/IA4 (μ PD70F3186GC-8EU-A).
	ainit()	Initializes the global variables used for the 3-phase PWM driver.
common.c	-	Defines constants and declares a global variable area.
sin2.c	sin2()	Executes sin calculation.
	sins()	Executes sin calculation.

CHAPTER 5 FLOWCHART

This chapter explains each processing of the 3-phase PWM driver by using flowcharts.

5.1 Initialization Processing

The flowchart of the initialization processing is shown below.






Figure 5-1. Initialization Processing

5.2 Global Variable Processing (common.c)

The flowchart of the global variable processing (common.c) is shown below.






5.3 Global Variable Processing (common.h)

common.h is externally defined by the EXTERN instruction. common.h is called by main.c, pt_unit.c, init.c, and sin2.c.

The flowchart of global variable processing (common.h) is shown below.


Figure 5-3. Global Variable Processing (common.h)



5.4 MAIN Processing

The MAIN processing initializes the hardware and global variables of the 3-phase PWM driver. The following flowchart illustrates the MAIN processing.





5.5 PWM Processing

Three modes of PWM processing are available: direct mode, dq conversion mode, and output lock mode. The 3phase PWM driver writes the TQ0CCR0 to TQ0CCR3, TQ0OPT1, TP0CCR0, and TP0CCR1 registers all at once when the TMQ0 valley interrupt (INTTQ0OV) is generated after the TQ0CCR1 register is written. Therefore, be sure to call the PWM processing with the tmq_zero processing when setting the registers in the PWM processing (after the TQ0CCR1 register is written, the next writing of a register is prohibited until the TMQ0 valley interrupt (INTTQ0OV) is generated).

The flowchart of the PWM processing is shown below.





Figure 5-5. PWM Processing

5.6 High-Impedance Setting Processing

The flowchart of high-impedance setting processing is shown below.





5.7 TM0 Valley Interrupt (INTTQ0OV) Servicing


This processing is performed when the TM0 valley interrupt (INTTQ0OV) of carrier period is generated. It is used by the 3-phase PWM driver only for debugging and is not usually used. Therefore, program description is commented out.

When using the 3-phase PWM driver, delete the program for debugging.

Note that the priority level of the TMQ0 valley interrupt (INTTQ0OV) is 1.

The following flowchart illustrates the TMQ0 valley interrupt (INTTQ0OV) servicing.







5.8 A/D Converters 0 and 1 Conversion Completion Processing

This function is called after conversion by A/D converters 0 and 1 is completed. The 3-phase PWM driver programs nothing in the function.

The priority level of the A/Dn conversion completion interrupt (INTADn) is 4 (n = 0 or 1).

The following flowchart illustrates the A/D converters 0 and 1 conversion completion processing.





5.9 sin2 Calculation Processing

This function executes sin calculation by Taylor's expansion. The following flowchart illustrates the sin2 calculation processing.






Figure 5-9. sin2 Calculation Processing

5.10 sins Calculation Processing

This function executes sins calculation by Taylor's expansion. It is called by sin2. The following flowchart illustrates the sins calculation processing.





CHAPTER 6 SETTINGS

6.1 Settings of 3-Phase PWM Driver

The settings of the 3-phase PWM driver are shown below.

Table 6-1. Settings of 3-Phase PWM Driver

Parameter	Set Value
Operating clock of microcontroller	64 MHz (input clock: 8 MHz)
PWM output pin	TOQ0T1 to TOQ0T3, TOQ0B1 to TOQ0B3
Carrier frequency	20 kHz
Culling rate	1/1
Dead time	4 µs
A/D conversion start trigger timing of ANI00	1 μ s after TMQ0 valley interrupt (INTTQ0OV) of carrier period
A/D conversion start trigger timing of ANI10	1 μ s after TMQ0 valley interrupt (INTTQ0OV) of carrier period
A/D conversion completion time of ANI00	1.94 <i>μ</i> s
A/D conversion completion time of ANI10	1.94 <i>μ</i> s
Priority level of A/D0 conversion completion interrupt (INTAD0) of ANI00	Level 4
Priority level of A/D1 conversion completion interrupt (INTAD1) of ANI10	Level 4
Buffer mode of A/D converters 0 and 1	1-buffer mode
Synchronization operation	Performed

APPENDIX A INTERFACE BETWEEN MODULES

The following table shows the interfaces between the modules of the 3-phase PWM driver.

Transmission Module	Interface	Туре	Symbol	Explanation	Reception Module
main()	Mode setting	В	pwm_mode	For setting 3-phase PWM mode 0x00: Direct mode 0x01: dq conversion mode 0x02: Output lock mode	pwm()
	Output enable	В	pwm_flag	 Enables PWM output. 0x00: Changes mode of PWM output pin to high- impedance mode. 0x01: Changes mode of PWM output pin to PWM output mode. 	
	Set 0	W	value0	Control value 0In direct mode:U-phase duty (0 to 800)In dq conversion mode:d-axis current (-400 to 400)	
	Set 1	W	value1	Control value 1In direct mode:V-phase duty (0 to 800)In dq conversion mode:q-axis current (-400 to 400)	
	Set 2	W	value2	Control value 2 In direct mode: W-phase duty (0 to 800) In dq conversion mode: Rotor rotation position (0 to 9,999)	
	x	LW	x	Passes x value of sin2 calculation processing. 0 to 9,999	sin2()

Table A-1. Interfaces Between Modules of 3-phase PWM Driver (1/2)

Remark B: Byte type

W: Word type

LW: Local word type

Transmission Module	Interface	Туре	Symbol	Explanation	Reception Module
pwm()	pt_unit status	W	pwm() output	Passes status after pwm processing. 0x00 to 0x03, 0xff: Return value from hi-z function	main()
	x	LW	x	Passes x value of sin2 calculation processing. 0 to 9,999	sin2()
	High-impedance mode setting	В	hi_mode	Enables high-impedance mode. 0x00: High-impedance mode 0x01: Cancels high-impedance mode.	hi_z()
	hi_z flag	В	hi_flag	High-impedance mode setting change flag 0x00: High-impedance state is not changed. 0x01: Changing high-impedance state is enabled.	
Hi_z()	High-impedance state	w	hi_z() output	Passes status after high-impedance processing. 0x00: High-impedance state 0x01: Cancels high-impedance state. 0x02: None 0x03: Other mode	main() pwm()
sin2()	sin2answer	LW	sin2() output	Returns sin2 calculation result. Maximum value: 0x3fff Minimum value: 0xfffc001	main() pwm()
	x	LW	x	Passes x value for sins calculation processing. 0 to 2,499	sins()
sins()	sinanswer	LW	sins	Returns sins calculation result.	sin2()
				Maximum value: 0x3fff	
				Minimum value: 0xffffc001	

Table ∆-1	Interfaces Between	Modules of 3	-nhase PWM	Driver (2/2)
	Internaces Detween	modules of 5		

Remark B: Byte type

W: Word type

LW: Local word type

For further information, please contact:

NEC Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111 http://www.necel.com/

[America]

NEC Electronics America, Inc.

2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A. Tel: 408-588-6000 800-366-9782 http://www.am.necel.com/

[Europe]

NEC Electronics (Europe) GmbH Arcadiastrasse 10

40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/

Hanover Office

Podbielskistrasse 166 B 30177 Hannover Tel: 0 511 33 40 2-0

Munich Office Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

Stuttgart Office

Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

United Kingdom Branch

Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

Succursale Française 9, rue Paul Dautier, B.P. 52 78142 Velizy-Villacoublay Cédex France

Tel: 01-3067-5800

Sucursal en España Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787

Tyskland Filial

Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 638 72 00

Filiale Italiana

Via Fabio Filzi, 25/A 20124 Milano, Italy Tel: 02-667541

Branch The Netherlands

Steijgerweg 6 5616 HS Eindhoven The Netherlands Tel: 040 265 40 10

[Asia & Oceania]

NEC Electronics (China) Co., Ltd 7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: 010-8235-1155 http://www.cn.necel.com/

NEC Electronics Shanghai Ltd. Room 2511-2512, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai P.R. China P.C:200120 Tel: 021-5888-5400 http://www.cn.necel.com/

NEC Electronics Hong Kong Ltd.

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-8175-9600 http://www.tw.necel.com/

NEC Electronics Singapore Pte. Ltd.

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/

NEC Electronics Korea Ltd.

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737 http://www.kr.necel.com/

G07.1A