

V850E2/MN4 A/D Converter Control

APPLICATION NOTE

R01AN0923EJ0100 Rev.1.00 Feb 13, 2012

Introduction

This document explains how to set up the A/D converter (ADC) and also gives an outline of the operation and describes the procedures for using a sample program. The sample program converts the scan list of channel group (CG) 0 by using the software trigger in one-shot mode. The number of times conversion of the scan list is repeated can be set from one to four per CG in a specific register for a given channel, but is set to one in the sample program. Having finished converting the scan list, the sample program turns on an LED to reflect the result.

Target Device

V850E2/MN4 Microcontrollers

Contents

1.	Overview	. 2
2.	Usage Environment	. 4
3.	Software	. 5
4.	Sample Application	. 6



1. Overview

This sample program converts the scan list of CG0 by using the software trigger in one-shot mode. The number of times conversion of the scan list is repeated can be set from one to four per CG in a specific register for a given channel, but is set to one in the sample program.

An A/D conversion flow is given below. See section 4.1 "Flow Charts" for the details of the individual operations.



Figure 1.1 A/D Conversion Flow



1.1 Initialization

The general registers and functional pins are initialized.

<Port setup>

- Port n function control expansion registers (PFCEn)
- Port n function control registers (PFCn)
- Port n mode control registers (PMCn)
- Port n mode registers (PMn)

1.2 Basic Operation of the A/D Converter

This section describes the basic procedure of A/D conversion.

- 1. To optimize the start-up time between power being turned on and the start of conversion, adjust the stabilization time setting in the ADC stabilization counter register (ADCAnCNT).
- 2. To enable the A/D converter (set ADCAnCTL0.ADCAnCE to 1), switch the power on and set up the resolution, the ADCAn clock, the trigger mode, the conversion mode, the interrupt generation, the channel group, and other settings in the following registers.
 - ADCAnCTL1 register
 - ADCAnCGi registers
 - ADCAnIOCi registers
 - ADCAnTSELi registers
- 3. To check that a result of A/D conversion is within a certain value range, enable the conversion result limit comparison function for the desired channels (ADCAnCTL2.ADCAnRCKm) with upper and lower limits, and specify the lower limit in the ADCAnLL register and the upper limit in the ADCAnUL register.
- 4. To discharge the capacitor in the common sample-and-hold circuit before the conversion, set ADCAnCTL1.ADCAnDISC to 1 to enable the discharge function.
- 5. To enable or disable the buffer amplifier, set ADCAnCTL1.ADCAnBPC.
- 6. To enable the ADC, set ADCAnCTL0.ADCAnCE to 1. After the stabilization time has elapsed after power is turned on or after the standby mode is exited, the A/D converter is ready for A/D conversion.
- 7. Depending on the specified trigger mode, A/D conversion is started by a given channel group (CG).

- Software trigger (setting ADCAnTRGi.ADCAnSTTi to 1)

- Hardware trigger (input signals ADCAnTTRGi)

If the A/D conversion of multiple CGs is triggered, the order of A/D conversion depends on the priority of the CGs.

- 8. When the A/D conversion on the channel specified by the ADCAnIOCi register end, the A/D conversion end interrupt (INTADCAnTi) for the given channel is generated.
- 9. Read the results from the A/D conversion result registers, ADCAnLCR, ADCAnDBiCR, and ADCAnCmCR.
- 10. Monitor the following registers.

- ADCAnSTR1: To check whether the result of A/D conversion has been overwritten before being read according to the field of application.

- ADCAnSTR0: To check whether the result of A/D conversion is within a specified range (only if the conversion result limit comparison function is enabled).

11. To set the A/D converter again, disable the A/D converter by setting ADCAnCTL0.ADCAnCE to 0.



2. Usage Environment

This section explains the circuit diagram and development environment to run this sample program.

2.1 Circuit Diagram

See "V850E2/MN4 Target Board User Manual: QB-V850E2MN4DUAL-TB (R20UT0683XJ)" for the details of the circuit diagram.

The main hardware resource used in this sample program is the A/D conversion pin (ANI00).

The LEDs are connected to port 13. The P13_7 pin is used for LED1. The P13_6 pin is used for LED2

2.2 Development Environment

It is necessary to install the tools that are listed below to run the sample program.

• CubeSuite+

The integrated development environment CubeSuite+ from Renesas Electronics provides various software development tools that are necessary for the user to develop applications. The user can use these tools seamlessly and easily in various development stages including coding, assembly, compilation, debugging using an emulator or simulator, and flash programming.

• MINICUBE

MINICUBE is a general-purpose in-circuit emulator from Renesas Electronics which adopts the JTAG interface system. It allows the user to debug an onboard real processor and provides highly transparent and stable emulation functionalities. An adapter is required to connect a TB board to MINICUBE.

• Multi

Green Hills software, Inc. integrated development tool suit.

• IAR Embedded Workbench

IAR Systems integrated development tool suit.



3. Software

This section describes the organization of the compressed files to be downloaded.

3.1 File Organization

The compressed files to be downloaded consist of the files that are listed below.

File Name (Tool Structure)	Description	Common Source File	CubeSuite+ File	Multi File
crtE.s	Hardware initialization processing		•	
startup.s				•
V850E2MN4.dir	Link directive file		•	
V850E2_MN4 ADC.ld				•
vector.s	Vector table			•
adc.h	Variable and function declarations	•		
main.c	Main processing	•		
initial.c	Software initialization processing	•		
adc_control.c	A/D converter control	•		
interrupt.c	Interrupt processing			



4. Sample Application

This section explains the A/D conversion of this sample program.

4.1 Flow Charts

The flow charts of this sample program are given below.

4.1.1 Main Processing

The main processing sets up and then starts A/D conversion. The A/D conversion is repeated and its state is indicated by the LEDs. When A/D conversion ends, the signal for LED1 is inverted.

Overwriting of a result of A/D conversion before it is read leads to the generation of an error interrupt (INTADCAnTERR) indicating this, and LED2 is turned on in response.

See section 4.1.2 for the details of the individual transfer processing.



Figure 4.1 Main Processing Flowchart



4.1.2 Interrupt Processing Flow

When A/D conversion ends or an A/D conversion error occurs, interrupt processing is executed accordingly.



Figure 4.2 Interrupt Processing



4.2 Register Setup

This section explains how to set up the relevant registers according to the flow charts shown in section 4.1. The registers described below must be configured to control the A/D converter.

4.2.1 Port Setup

The LEDs are connected to port 13. The pertinent control registers must be set up as shown in the table below. The P13_7 pin is used for LED1. The P13_6 pin is used for LED2.

Macro	Pin	PMC	PFCE	PFC	PM	Corresponding function
PORT	P13_6	0	0	0	0	Port mode, output
	P13_7	0	0	0	0	Port mode, output

Setting examples

/* P13_6: LED2; port mode; output*/ /* P13_7: LED1; port mode; output*/ PFCE13 = 0x0000; PFC13 = 0x0000; PMC13 = 0x0000; PM13 = 0x0000;

4.2.2 A/D Converter Stabilization Counter Register (ADCAnCNT)

This register specifies the stabilization time of the A/D converter.



Figure 4.3 ADCAnCNT Register Format

Setting example

ADCA0CNT = 0xff; /* stabilization counter */



4.2.3 A/D Converter Mode Control Register 1 (ADCAnCTL1)

This register specifies the conversion mode and controls the conversions.

	Address <a< th=""><th>ADC.</th><th>An_base</th><th>e_OS</th><th>> + 104</th><th>н</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></a<>	ADC.	An_base	e_OS	> + 104	н										
Init	ial value 01	00 0	0008 _H . T	This re	egister i	s initia	lized l	by any	reset.							
31 30	29 28	27	26	25	24	23	22	21	20	19	18	17	1			
ADCAnT2ETS [1:0]	ADCAnTIETS [1:0]		An TOETS [1:0]	0	ADCAn CRAC	0	0	ADCAr MD1	ADCAn MD0	0	0	ADCAn DISC				
R/W R/W	R/W R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/			
15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0			
ADCAn 0 CTYP	0 ADCA nSTL		ADCAn	FR[3:0	0]	0	AD	CAnTRI	M[2:0]	ADC An BPC	0	0	ADC GP			
R/W R/W	R/W R/W	RAW	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/			
Tab Bit Position	Bit Name	DCA	nCTL1	Regi	ster Co	ntents	S	criptio								
31 to 26	ADCAn	Th	ese bits	specif	v the val	id edae	-37.AD-	12.2.2	2	ner sign	al ADC	AnTTE	1Gi			
011020	TIETS[1:0]	3	ADCA	n	ADCAn TIETS0			1101011		Edge			- Calina			
		2	0		0	- 2015	No valid edge detection (no acknowledgment)									
			0		1	Risi	Rising edge									
		10	1	Ĩ	0	Falli	Falling edge									
			1		1	Risi	ng and	falling	edges							
24	ADCAn CRAC	This bit specifies the alignment of the A/D conversion and diagnostic conversion results. 0: Right-aligned 1: Left-aligned														
21	ADCAnMD1	0 1 Th Tri	1: Left-aligned This bit specifies the A/D conversion start trigger for all CGs. 0: Software trigger 1: Hardware trigger and software trigger This setting is valid for all CGs. Triggers are only detected when the A/D converter is enabled. For details, see 25.3.5 "Starting A/D conversion (start triggers)" on page 1670.													
20	ADCAnMD0	This bit specifies the A/D conversion mode for CG0. 0: One-shot conversion mode The number of repetitions is specified by ADCAnCTL0.ADCAnSCTI[1:0] for each CG. 1: Continuous conversion mode This setting applies to the A/D conversion of CG0 only. CG1 and CG2 are always operated in the one-shot conversion mode.														
	For details, see 25.3.4 "A/D conversion modes" on page 1667 . ADCAnDISC This bit enables or disables the discharge function. 0: Disable 1: Enable															

Figure 4.4 ADCAnCTL1 Register Format (1/3)



Bit Position	Bit Name		Description							
16	ADCAnRCL	This bit specifies whether the A/D conversion results in ADCAnCmCR and ADCAnDBiCR are retained after reading them. 0: Retain the A/D conversion result until it is overwritten by the next A/D conversion result. 1: Clear the A/D conversion result after reading it.								
15	ADCAnCTYP	This bit specifies the resolu 0: 12-bit resolution (produ 1: 10-bit resolution								
12	ADCAnSTL	When ADCAnCNVi = H 1: When ADCAnCNVi = H	AnCNVi signal level. -, CGi is not undergoing conversion. H, CGi is undergoing conversion. H, CGi is not undergoing conversion. -, CGi is undergoing conversion.							
11 to 8	ADCAnFR	These bits specify the ADCAn clock ADCAnTCLK.								
	[3:0]	ADCAnFR[3:0]	ADCAn Clock							
		0000	PCLK/2							
		0001	PCLK/3							
		0010	PCLK/4							
		0011	PCLK/5							
		0100	PCLK/6							
		0110	PCLK/8							
		1000	PCLK/10							
		1010	PCLK/12							
		1100	PCLK/14							
		1110	PCLK/16							
		Other than the above	Setting prohibited							

Figure 4.5 ADCAnCTL1 Register Format (2/3)



Bit Position	Bit Name	Description
6 to 4	ADCAnTRMi (product dependent)	 These bits specify the interrupt behavior when the start trigger for the A/D conversion of a higher priority CG is input (or when transitioning to the ADCHALT mode is requested). 0: Interrupt the current A/D conversion of CGi, and start the A/D conversion of the higher priority CG (or enter the ADCHALT mode). 1: Finish the current CGi channel conversion, interrupt A/D conversion of the CG, and start the A/D conversion of the higher priority CG (or enter the ADCHALT mode). A/D conversion of CGi is continued as soon as all pending A/D conversions of higher priority CGs have been completed (or the ADCHALT mode has been exited). The priority is as follows: ADCHALT > CG2 > CG1 > CG0 For details, see (1) "Order of A/D conversion" on page 1666.
3	ADCAnBPC	This bit enables or disables the buffer amplifier function. 0: Disable 1: Enable For details, see 25.3.16 "Buffer amplifier function" on page 1699.
0	ADCAnGPS	This bit turns ADCAn on or off. 0: Power off 1: Power on The A/D converter needs time to stabilize after being turned on. (For details, see 25.3.17 "Stabilization control" on page 1700).

Figure 4.6 ADCAnCTL1 Register Format (3/3)

Setting example

ADCA0CTL1 = 0x00028001;	/* no detection of hard edge; right aligned conversion result; software trigger; one shot mode; discharge on; keep conversion result after read-out; 10bit resolution mode; ADCATCNV0,1,2=L means no conversion; ADCATCNV0,1,2=H means running conversion; 1/2 A/D Frequency configuration */	
-------------------------	--	--



4.2.4 A/D Converter Channel Group Register i (ADCAnCGi)

This register creates a scan list for the corresponding CG. The channels specified in the scan list are converted in ascending order.

In addition, ADCAnCG0.ADCAnDIAG can be used to enable or disable the diagnosis of A/D conversion that uses the reference voltage signal (ADDIAGOUT).

		Acce	n	naster/ ne mas	gister o /slave o ster reg r value	configu gister d	uration, during	a new A/D co	A/D c	onvers	ion ch e timin	annel o g at wi	can be hich th	specif	ied fo	
			•		i is no							is trar	nsferre	d one	clock	
			•		i is un list co								rred wi	hen th	e CGi	
			•		CGi s ter, the									e to this	S	
	j.	Addre	- 226	ADCA	n_bas	e_USE	R>+	$\times 4_{\rm H}$								
	Init	ial val	ue o	000 00	000 _H . T	This re	gister i	s initia	lized b	y any i	reset.					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
ADCAn	30	29	28	0	26	25	0	23	22			GiS[23:		1/	16	
DIAG		Č.	Ŭ		Č.		×			-	CAILO	undiro.	io]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
						A	CAnC	GiS[15:	[00							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Tab	le 25-	-11 A	DCAr	CGi R	egiste	or Con	tents								
Bit P	osition	Bit	Name						Desc	ription	i					
	31 23 to 00		AnDIA	IAG This bit enables or disables the diagnostic A/D conversion that uses the reference voltage signal ADDIAGOUT and is executed at the end of the A/D conversion of CG0. 0: Disable A/D conversion that uses the ADDIAGOUT signal. 1: Convert the ADDIAGOUT signal. This bit can only be specified for ADCAnCG0. Clear this bit for the ADCAnCG1												
23			AnCGis 3:00]	and ADCAnCG2 registers. iiiS These bits specify the analog input signals to be converted for CGi.												

Figure 4.7 ADCAnCGi Register Format

Setting example

ADCA0CG0 = 0x00000001;	/* conversion of ADDIAGOUT(AVdd) is not available;
	ANI00 conversion */



4.2.5 A/D Converter Interrupt Control Register i (ADCAnIOCi)

The A/D conversion end interrupt INTADCAnTi can be generated when the A/D conversion of a certain channel has been completed.

This register specifies the channels for which the interrupt INTADCAnTi is generated on the completion of A/D conversion.

If ADCAnIOCi is cleared to 0000 0000H, the interrupt INTADCAnTi is automatically generated on the completion of A/D conversion of CGi.

				een co											
		Addre					ER>+		1000						
	Init	ial val	ue o	000 000	000 _H . 1	This re	gister i	s initia	lized b	y any	reset.				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ADCAnC GDIDG	0	0	0	0	0	0	0			A	DCAnC	Gil[23:	16]		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						A	DCAnC	Gil[15:	[00					1.1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
10000	osition	Bit	Name				er Cor	21. 10.10	, et 199	eription	Constanting and the second	genera	ted on (comple	tion of
10000	sition	Bit	Name	This	s bit spe A/D cor	cifies v	whether n that u	the inte	errupt li e refere	NTADC nce vol	AnTi is tage wh	nen the			
10000	sition	Bit	Name	This the enal 0: 1: This and	s bit spe A/D cor bled for Do not Genera s bit car ADCA	cifies v rversio r CG0 (genera ate the n only b nIOC2	vhether	the inte ses the ng ADC VD con version fied for s.	errupt II e refere CAnCG iversion n end in ADCA	NTADC nce vol 0.ADC/ 1 end in nterrupt nIOC0.	AnTi is tage wh AnDIAG terrupt INTAD Clear t	hen the to 1). INTAD CAnTi. this bit f	diagno CAnTi. for the A	stic mo	de is
3	sition	Bit AE CG	Name	This the enal 0: 1: This and For The gen 0: 1: Not	s bit spe A/D con bled for Do not Genera a bit car ADCA details, se bits erated Do not Genera	acifies with the second of the	whether n that u by setti ate the / A/D cor register	the intersection of ADC VD con- tiversion fied for s. conversion ar the A sion co- VD con- tiversion	errupt II e refere CAnCG iversion e end in ADCA sion circ VD con mpletion iversion n end in	NTADC nce vol 0.ADC/ 1 end in nterrupt nIOC0. auit diag version n of ch 1 end in nterrupt	AnTi is tage wh AnDIAG terrupt INTAD Clear t nosis" end in annel n terrupt INTAD	ien the to 1). INTADI CAnTi. this bit f on pag terrupt l n. INTADI CAnTi.	diagno CAnTi. Ior the <i>I</i> e 1685. INTADO CAnTi.	stic mo ADCAnl CAnTi is	de is

Figure 4.8 ADCAnIOCi Register Format

Setting example

ADCA0IOC0 = 0x00000001;

/* ADCATINT0 does not output at the end of channel diag conversion; ADCATINT0 output at the end of channel 00 (CG0) conversion */



4.2.6 A/D Converter Mode Control Register 0 (ADCAnCTL0)

This register enables or disables the A/D converter. In addition, it specifies the number of repetitions in the one-shot conversion mode and whether to generate error interrupt requests when an A/D conversion is overwritten before it is read.

		Acce Addre	ess T		-		read o > + 100		n in 1	6-bit ur	nits.				
	Init	ial val	lue O	000 _H .	This re	gister	is initia	alized b	y any	reset.					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	ADCAn OEM4	ADC	Anoen	1[3:1]	ADCAn OEM0	ADCAn CE	0		nSCT2 :0]		nSCT1 :0]	ADCA [1	nSCT0 :0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Та	able 2	5-9 A	DCAr	CTL0	Regis	ter Co	ontents	(1/2)						
Bit P	osition	Bit	Name						Desc	ription	1				

Bit Position	Bit Name	Description
12	ADCAn OEM4	 This bit specifies whether the error interrupt INTADCAnTERR is generated when an A/D conversion result in the ADCAnLCR register is overwritten before it is read. 0: Generate the error interrupt INTADCAnTERR when an A/D conversion result is overwritten. 1: Do not generate the error interrupt INTADCAnTERR. For details, see (1) "Conversion result overwrite check function" on page 1682.
11 to 9	ADCAn OEM[3:1]	 These bits specify whether the error interrupt INTADCAnTERR is generated when an A/D conversion result in an ADCAnDBiCR register is overwritten before it is read. 0: Generate the error interrupt INTADCAnTERR when an A/D conversion result is overwritten. 1: Do not generate the error interrupt INTADCANTERR. CGI is controlled by the ADCAnOEM(i+1) bit. For details, see (1) "Conversion result overwrite check function" on page 1682.

Figure 4.9 ADCAnCTL0 Register Format (1/2)



Bit Position	Bit Name			Description
8	ADCAn OEM0	an A/D conver- read. 0: Generate t is overwrit 1: Do not ger	sion result ir the error inte ten. nerate the er	the error interrupt INTADCANTERR is generated when the ADCANCMCR register is overwritten before it is errupt INTADCANTERR when an A/D conversion result ror interrupt INTADCANTERR. ersion result overwrite check function" on page 1682.
7	ADCAnCE	0: Disable the 1: Enable the Note that A/D	e A/D conve A/D conver conversion c	ter. nly starts when there is a hardware or software trigger
5 to 0	ADCAn	the A/D conver are acknowled starts after the These bits spe	rter needs til lged even im stabilization ecify the num) if ADCAnCTL0.ADCAnCE is set to 1. Also note that me to stabilize after it has been enabled. Start triggers mediately after turning the power on. A/D conversion a counter ADCAnCNT reaches 00 _H . her of scan list conversions for CG1, CG2, and CG0
5 to 0	ADCAn SCTi[1:0]	the A/D conver are acknowled starts after the These bits spe while it is in the	rter needs til lged even im stabilization cify the num e one-shot c	me to stabilize after it has been enabled. Start triggers mediately after turning the power on. A/D conversion a counter ADCAnCNT reaches 00 _H .
5 to 0		the A/D conver are acknowled starts after the These bits spe	rter needs til lged even im stabilization ecify the num	me to stabilize after it has been enabled. Start triggers mediately after turning the power on. A/D conversion a counter ADCAnCNT reaches 00 _H . wher of scan list conversions for CG1, CG2, and CG0
5 to 0		the A/D conver are acknowled starts after the These bits spe while it is in the ADCAn	rter needs til ged even im stabilization ecify the num e one-shot c ADCAn	me to stabilize after it has been enabled. Start triggers mediately after turning the power on. A/D conversion a counter ADCAnCNT reaches 00 _H . aber of scan list conversions for CG1, CG2, and CG0 onversion mode.
5 to 0		the A/D converting are acknowled starts after the These bits spetwhile it is in the ADCAN SCTil	rter needs til lged even im stabilization ecify the num e one-shot c ADCAn SCTI0	Mumber of CGi Scan List Conversions
5 to 0		the A/D conver are acknowled starts after the These bits spe while it is in the ADCAn SCTi1 0	rter needs tii lged even im e stabilization ecify the num e one-shot c ADCAn SCTI0 0	me to stabilize after it has been enabled. Start triggers mediately after turning the power on. A/D conversion n counter ADCAnCNT reaches 00 _H . ber of scan list conversions for CG1, CG2, and CG0 onversion mode. Number of CGi Scan List Conversions 1

Figure 4.10 ADCAnCTL0 Register Format (2/2)

Setting example

ADCA0CTL0 = 0x0080; /* ADCATERR which is generated by ADCA0LCR register overwrite admitted; ADCATERR which is generated by ADCA0DBiCR register overwrite admitted; ADCATERR which is generated by ADCA0CmCR register overwrite admitted; A/D Controller enable ON; 1-time conversion of CG0 scanlist(channel 00) */



4.2.7 A/D Converter Software Trigger Register i (ADCAnTRGi)

This trigger register is the trigger register for starting the A/D conversion of CGi.

	Access	This regis always re		written ir	n 8-bit unit	s. When t	his registe	r is read,	00 _H is
1	Address	<adcan_< td=""><td>_base_US</td><td>ER> + A4</td><td>_H + i × 4_H</td><td></td><td></td><td></td><td></td></adcan_<>	_base_US	ER> + A4	_H + i × 4 _H				
Initi	ial value	00 _H . This	register is	initialized	l by any re	set.			
		7	6	5	4	3	2	1	0
		0	0	0	0	0	0	0	ADCAn STTi
		w	w	W	w	W	W	W	W
	I	ADCAnT	RGi Regis	ster Cont					
Bit Position	Bit Nam	ne			Des	cription			
0	ADCAnS	0: No	it starts the o function art the A/D		ersion of CO	ài.			

Figure 4.11 ADCAnTRGi Register Format

Setting example



4.2.8 A/D Conversion Result Registers (ADCAnLCR, ADCAnCmCR, and ADCAnDBiCR)

ADCAnLCR — A/D converter latest conversion result register

ADCAnCmCR -A/D converter conversion result register for channel m

ADCAnDBiCR — DMA buffer register of CGi

				. The	upper	r 16 bits s	store the	A/D	conve	ersion r	esult s	status.			
				• The	lower	16 bits s	tore the	A/D	conve	arsion n	sult				
		Addre	SS	<adca< th=""><th>n ba</th><th>se_USE</th><th>R> + A0</th><th>u</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></adca<>	n ba	se_USE	R> + A0	u							
						This reg			zed b	y any r	eset.				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	1
0	0	0	0	0	0	ADC LCG[ADC An LER0	ADCAn LUR		ADC	AnLCN	[4:0]	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	F
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	(
	1000	0.00				AD	CAnLCR	[15:00	0]			1999			
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	F
25,								DICD II	ne con	wersion					
		10.00	CAn [1-0]					nich tr	ne con	wersion	result	storeu			
		LCG		ADCAr	An	ADCAn		nich tr	ne con		nel Gr				
		10.00		ADCAr	An G1	15:00] bel		hich tr	ne con						
		10.00		ADCAr ADC LC	An G1	ADCAn LCG0	ongs.	nich tr	ne con						
		10.00			G1	ADCAn LCG0 0	CG0	nich tr	ne cor						
		10.00		ADCAr ADC LC	LCR CAn G1	15:00] bel ADCAn LCG0 0 1	CG0 CG1	nich tr	ne con						
2		10.00	[1:0] CAn	ADCAr ADC 0 0 1 1 1 This bit 0: Not 1: Ow	LCR CAn G1	ADCAn LCG0 0 1 0 1 1 0 1 xates the or written	CG0 CG1 CG2 None verwrite e	error s	atatus.	Chan	nel Gr	oup			
2	3	ADO	[1:0] CAn R1	ADCAr ADC 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	LCR CAn G1))))))))))))))))))	ADCAn LCG0 0 1 0 1 1 ates the or written	CG0 CG1 CG2 None werwrite e werwrite e d by setti tatus of th sults are v sults are r	error s ing AL he A/D	status. DCAnS D conv the sp thin th	Chan STC2.Al rersion r pecified e specifi	DCAnL esult fir range.	ERC1.	npariso	n.	
1.0)	3	ADC ADC	(1:0) CAn R1 CAn R0 CAn	ADCAr ADC C C C C C C C C C C C C C C C C C C	LCR(CAn G1))))))))))))))))))	15:00] bel ADCAn LCG0 0 1 0 1 0 1 ates the or written g is cleared ates the st version resist g is cleared ates the up conversion conversion	CG0 CG1 CG2 None werwrite e d by setti tatus of th sults are n d by setti pdate sta n result in	error s ing AE within not within ing AE itus of itus of itus of s new	status. OCAns) conv the sp thin th OCAns { the As	Chan STC2.Al rersion r becified e specifi STC2.Al VD conv ad from	DCAnL esult lin range. ied ran DCAnL ersion the AD	ERC1. mit con ge. ERC0. result. CAnLO	npariso CR regi	ster.	

Figure 4.12 ADCAnLCR Register Format (1/2)



15 to 0	ADCAn LCR		ndicate the		
	[15:00]			A/D conversion result. nment depend on ADCAnCTL1 RAC as follows:	I.ADCAnCTYP and
		ADCAn CTL1. ADCAn CTYP	ADCAn CTL1. ADCAn CRAC	Resolution and Alignment	A/D Conversion Result Value Bit Position
		0	0	12-bit resolution, right- aligned	[11:00] of ADCAnLCR[15:00]
		0	1	12-bit resolution, left-aligned	[15:04] of ADCAnLCR[15:00]
		1	0	10-bit resolution, right- aligned	[09:00] of ADCAnLCR[15:00]
		1	1	10-bit resolution, left-aligned	[15:06] of ADCAnLCR[15:00]

Figure 4.13 ADCAnLCR Register Format (2/2)



Access										
	This registe	er can be re	ead in 32-b	it units.						
	 The upp 	er 16 bits s	store the A/	D conv	ersion	result	status.			
	 The lowe 	er 16 bits s	tore the A/l) conve	ersion r	esult.				
Address	<adcan_b< td=""><td>ase_USEF</td><td>R> + 3C_H +</td><td>$m \times 4_{\mu}$</td><td>4</td><td></td><td></td><td></td><td></td><td></td></adcan_b<>	ase_USEF	R> + 3C _H +	$m \times 4_{\mu}$	4					
ial value	0300 0000	_H + m × 00	01 0000 _H . 1	This reg	gister is	initia	lized by	y any n	eset.	
29 28	27 2	6 25	24 23	22	21	20	19	18	17	16
0 0	0 0						ADCA	\nCmCl	N[4:0]	
RR	RF	R	RR	R	R	R	R	R	R	R
13 12	11 1	0 9	8 7	6	5	4	3	2	1	0
			AnCmCR[19	5:00]						
R R	R F	R	R R	R	R	R	R	R	R	R
	 After a If ADCA ADCAn 	reset, the A	DCAnRCL i	s clear	-		-			
)le 25-24	If ADC/	AnCTL1.AE I by reading	DCAnRCL i g them.	s set, ti	he ADC				ext A/E	0
ble 25-24 Bit Name	If ADC/ cleared	AnCTL1.AE I by reading	DCAnRCL i g them.	s set, ti	he ADC)				ext A/E	0
Bit Name ADCAn CmCG	If ADC/ cleared ADCAnCm	AnCTL1.AL I by reading nCR Regis	DCAnRCL i g them. ter Conten CG to which	s set, ti its (1/2 Descri	he ADC) iption	CAnCr	mCR[1	5:00] b	ext A/E	0
Bit Name ADCAn	If ADC/ cleared ADCAnCm	AnCTL1.AL by reading nCR Regis indicate the CR[15:00] b ADCAn	DCAnRCL i g them. ter Conten CG to which	s set, ti its (1/2 Descri	he ADC) iption	CAnCr	nCR[1:	5:00] b	ext A/E	0
Bit Name ADCAn CmCG	If ADC/ cleared ADCAnCm These bits i ADCAnCm ADCAn	AnCTL1.AL by reading nCR Regis indicate the CR[15:00] b ADCAn	DCAnRCL i g them. ter Conten CG to which	s set, ti its (1/2 Descri	he ADC) iption	CAnCr	nCR[1:	5:00] b	ext A/E	0
Bit Name ADCAn CmCG	If ADC/ cleared ADCAnCm These bits i ADCAnCm ADCAn CmCG1	AnCTL1.AL by reading CR Regis indicate the CR[15:00] b ADCAn CmCG0	DCAnRCL i g them. ter Conten CG to which velongs.	s set, ti its (1/2 Descri	he ADC) iption	CAnCr	nCR[1:	5:00] b	ext A/E	0
Bit Name ADCAn CmCG	If ADC/ cleared ADCAnCm These bits i ADCAnCm ADCAn CmCG1 0	AnCTL1.AL by reading nCR Regis indicate the CR[15:00] b ADCAn CmCG0 0	CG to which CG to which elongs.	s set, ti its (1/2 Descri	he ADC) iption	CAnCr	nCR[1:	5:00] b	ext A/E	0
Bit Name ADCAn CmCG	If ADC/ cleared ADCAnCm These bits i ADCAnCm ADCAn CmCG1 0 0	AnCTL1.AL by reading CR Regis indicate the CR[15:00] b ADCAn CmCG0 0 1	CG to which elongs.	s set, ti its (1/2 Descri	he ADC) iption	CAnCr	nCR[1:	5:00] b	ext A/E	0
	tial value 29 28 0 0 R R 13 12 R R Notes	Address <adcan_b< th=""> tial value 0300 0000, 29 28 27 20 0 0 0 0 0 R R R F 13 12 11 10 R R R R F F 13 12 11 10 R R R R F F 13 12 11 10 R R R R F F 13 12 11 10 R R R R F F 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 11 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 <</adcan_b<>	Address <adcan_base_usei< th=""> tial value 0300 0000_H + m × 00 29 28 27 26 25 0 0 0 0 ADC R R R R R 13 12 11 10 9 ADC ADC ADC ADC R R R R R Notes 1. The functions of eregister, except th specific channel in channels. (For del page 1716.) 2. After a reset, the 3. After a reset, the 3.</adcan_base_usei<>	Address <adcan_base_user> + $3C_H$ + tial value 0300 0000_H + m × 0001 0000_H.1 29 28 27 26 25 24 23 0 0 0 0 ADCAn ADCAn CmCG[1:0] CmERI ADCAnCmCR[15] CmERI R R R R R R 13 12 11 10 9 8 7 ADCAnCmCR[15] R R R R R R Notes 1. The functions of each bit are register, except that here the specific channel instead of th channels. (For details, see Ta page 1716.) 2. After a reset, the ADCAnCmCl is an apage 1716.)</adcan_base_user>	Address $\langle ADCAn_base_USER > + 3C_H + m \times 4_F$ tial value $0300\ 0000_H + m \times 0001\ 0000_H$. This reg 29 28 27 26 25 24 23 22 0 0 0 0 ADCAn ADCAn ADCAn ADCAn R R R R R R R R R 13 12 11 10 9 8 7 6 ADCAnCmCR[15:00] R R R R R R R Notes 1. The functions of each bit are the satiregister, except that here they affect specific channel instead of the lates channels. (For details, see Table 25-page 1716.) 2. After a reset, the ADCAnCmCG[1:0]	Address <adcan_base_user> + $3C_H + m \times 4_H$ tial value 0300 0000_H + m × 0001 0000_H. This register is 29 28 27 26 25 24 23 22 21 0 0 0 0 ADCAn ADCAn ADCAn ADCAn ADCAn ADCAn R R R R R R R R R R R 13 12 11 10 9 8 7 6 5 ADCAnCmCR[15:00] R R R R R R R Notes 1. The functions of each bit are the same as tregister, except that here they affect the lat specific channel instead of the latest A/D c channels. (For details, see Table 25-23 "AD page 1716.) 2. After a reset, the ADCAnCmCG[1:0] bits at an appendix on the same as the</adcan_base_user>	Address <adcan_base_user> + $3C_H + m \times 4_H$ tial value 0300 0000_H + m × 0001 0000_H. This register is initial 29 28 27 26 25 24 23 22 21 20 0 0 0 0 ADCAn ADCAn ADCAn ADCAn ADCAn R R R R R R R R R R 13 12 11 10 9 8 7 6 5 4 ADCAnCmCR[15:00] R R R R R R R Notes 1. The functions of each bit are the same as those register, except that here they affect the latest A/ specific channel instead of the latest A/D convers channels. (For details, see Table 25-23 "ADCAnL page 1716.) 2. After a reset, the ADCAnCmCG[1:0] bits are set</adcan_base_user>	tial value 0300 0000 _H + m × 0001 0000 _H . This register is initialized by $\begin{array}{c c c c c c c c c c c c c c c c c c c $	Address <adcan_base_user> + $3C_H + m \times 4_H$ tial value 0300 0000_H + m × 0001 0000_H. This register is initialized by any model 29 28 27 26 25 24 23 22 21 20 19 18 0 0 0 0 ADCAn ADCAn ADCAn ADCAn ADCAn ADCAn CmCR R</adcan_base_user>	Address $ADCAn_base_USER > + 3C_H + m \times 4_H$ tial value $0300\ 0000_H + m \times 0001\ 0000_H$. This register is initialized by any reset. 29 28 27 26 25 24 23 22 21 20 19 18 17 0 0 0 0 ADCAn CmUR ADCAnCmCN[4:0] R

Figure 4.14 ADCAnCmCR Register Format (1/2)



Bit Position	Bit Name			Description	
23	ADCAn CmER1	0: Not ove 1: Overwri This error fla	rwritten tten ag reflects i	verwrite error status. the value of ADCAnSTR1.ADC DCAnQWECm.	AnOWEm and is cleared by
22	ADCAn CmER0	0: The con 1: The con This error fla	iversion res iversion res ag reflects f	tatus of the A/D conversion resi sults are within the specified ran sults are not within the specified the value of ADCAnSTR0.ADC DCAnRCECm.	nge. d range.
21	ADCAn CmUR	0: The A/E) conversio) conversio	pdate status of the A/D convers n result has been read from the n result is new and has not bee eading it.	e ADCAnCmCR register.
20 to 16	ADCAn CmCN [4:0]	1	CR[15:00] b	channel number to which the o its belongs.	conversion result stored in the
15 to 0	ADCAn CmCR [15:00]	The resoluti	on and alig	A/D conversion result. nment depend on ADCAnCTL RAC as follows:	1.ADCAnCTYP and
		ADCAn CTL1. ADCAn CTYP	ADCAn CTL1. ADCAn CRAC	Resolution and Alignment	A/D Conversion Result Value Bit Position
		0	0	12-bit resolution, right- aligned	[11:00] of ADCAnCmCR[15:00]
		0	1	12-bit resolution, left-aligned	[15:04] of ADCAnCmCR[15:00]
		1	0	10-bit resolution, right- aligned	[09:00] of ADCAnCmCR[15:00]
		1	1	10-bit resolution, left-aligned	[15:06] of ADCAnCmCR[15:00]
		A/D convers ADCAnLCF	sion result , ADCAn	i is performed by using the in is stored in the ADCAnDGO CmCR, and ADCAnDBiCR r MA buffer register of CGi (pr	nternal reference voltage, CR register, not in the registers. (For details, see



				• The u	pper 16	6 bits s	tore the	A/D con	version	result	status.			
				• The lo	wer 16	bits s	tore the	A/D con	version r	esult.				
		Addre	SS	<adcar< th=""><th>base_</th><th>USER</th><th>R> + C4</th><th>+ i × 4</th><th>1</th><th></th><th></th><th></th><th></th><th></th></adcar<>	base_	USER	R> + C4	+ i × 4	1					
	Init	ial val	ue	0000 00	00 _H + i	× 010	0000 _H .	This reg	gister is i	initializ	zed by	any re	set.	
31	30	29	28	27	26	25	24 2	3 22	21	20	19	18	17	1
0	0	0	0	0	0	ADC.	An ADO [1:0] DBi		n ADCAn 10 DBiUR		ADCA	NDBiC	N[4:0]	
R	R	R	R	R	R	R	RF	R	R	R	R	R	R	
15	14	13	12	11	10	9	and the second	6	5	4	3	2	1	(
в	R	R	B	R	B	ADC	AnDBiCR	[15:00]	В	B	R	B	R	F
				ADCAN	LCH H	egistel	Conten	ts" on pe	ige 1710	5.)				
		ole 25-	-	ADCAn				ients (1	2)	.)				
Bit Po 25,	sition	Bit N ADO	ame CAn	ADCAnl These b	DBICR	Regis	ter Con	tents (1 Desc	2) ription		stored	in	_	
	sition	Bit N	ame CAn CG	ADCAn	DBICR its indica DBICR[1 An AD	Regis	ter Con	tents (1 Desc	(2) ription			in		
	sition	Bit N ADO DBi	ame CAn CG	ADCAn These b ADCAn	DBICR its indica DBICR[1 An AD	Regis ate the 15:00] b DCAn	ter Con	tents (1 Desc	(2) ription	result		in		
	sition	Bit N ADO DBi	ame CAn CG	ADCAnl These b ADCAnl ADC/ DBiC	DBICR its indica DBICR[1 An AD	Regis ate the 15:00] b DCAn BiCG0	CG to whelengs.	tents (1 Desc	(2) ription	result		in		
	sition	Bit N ADO DBi	ame CAn CG	ADCAnl These bi ADCAnl ADC/ DBiC/ 0	DBICR its indica DBICR[1 An AD	Regis ate the 15:00] b DCAn BiCG0 0	CG to whelengs.	tents (1 Desc	(2) ription	result		in		
	sition	Bit N ADO DBi	ame CAn CG	ADCAnl These b ADCAnl DBiC 0 0	DBICR its indica DBICR[1 An AD	Regis ate the 15:00] b DCAn BiCG0 0 1	CG to wheleongs.	tents (1 Desc	(2) ription	result		in		
	sition	Bit N ADO DBi	ame CAn CG	ADCAnl These b ADCAnl DBic 0 0 1 1	DBICR its indica DBICR[1 An AC G1 DB	Regis ate the 5:00] b DCAn BiCG0 0 1 0 1 0 1 0	CG to wheleongs.	Desc ich the c	ription orwersior Char	nnel G	roup		atus of	the
	sition 24	Bit N ADO DBi	An CG 0]	ADCAnl These b ADCAnL DBiC 0 0 1 1 1 The valu same C This bit i 0: Not 1: Over	DBICR its indica DBICR[1 An AC G1 DB es of the G are alv indicates overwritt rwritten	Regis ate the 5:00] b DCAn BiCG0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 5 5 5 5	CG to wheleongs.	lents (1. Desc ich the c	2) ription onversion Char e the con s.	versior	roup	and st	atus of	the
25,	24 3	Bit N ADC DBi [1:	CAn CG O] CAn ER1	ADCAnI These b ADCANI ADC/ DBiC/ 0 0 1 1 The value same C/ This bit i 0: Not of 1: Over This bit i 0: The 1: The 1: The	DBICR its indica DBICR[1 An AC G1 DB ies of the G are alv indicates overwritt rwritten or flag is indicates convers	Regis ate the 5:00] b DCAn BiCG0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	CG to wheleongs. CG0 CG1 CG2 None s are fixed aved. verwrite e	I because ror statu ng ADCA e A/D con ithin the ot within	ription onversion Char e the con s. nSTC2.A version (specified the speci	versior DCAn result i range.	n results	and st		the

Figure 4.16 ADCAnDBiCR Register Format (1/2)



Bit Position	Bit Name			Description	
20 to 16	ADCAn DBiCN [4:0]	These bits in ADCAnDBi0 00001 × m	R[15:00] b	channel number to which the c its belongs.	conversion result stored in th
15 to 0	ADCAn DBiCR [15:00]	The resolution	on and alig	A/D conversion result. nment depend on ADCAnCTL1 RAC as follows:	1.ADCAnCTYP and
		ADCAn CTL1. ADCAn CTYP	ADCAn CTL1. ADCAn CRAC	Resolution and Alignment	A/D Conversion Result Value Bit Position
		0	0	12-bit resolution, right- aligned	[11:00] of ADCAnDBiCR[15:00]
		0	1	12-bit resolution, left-aligned	[15:04] of ADCAnDBiCR[15:00]
		1	0	10-bit resolution, right- aligned	[09:00] of ADCAnDBiCR[15:00]
		1	1	10-bit resolution, left-aligned	[15:06] of ADCAnDBiCR[15:00]
		A/D convers ADCAnLCR	ion result , ADCAn see <i>(5) "</i> /	is performed by using the ir is stored in the ADCAnDGC CmCR, ADCAnDBiCR, and ADCAnDGCR – Diagnostic o	CR register, not in the ADCAnDBiCRL register

Figure 4.17 ADCAnDBiCR Register Format (2/2)

Setting examples

adc_result[0] = ADCA0LCR;	/* read converted result */
adc_result[1] = ADCA0C00CR;	/* read converted result */
adc_result[2] = ADCA0DB0CR;	/* read converted result */



4.3 Function Specifications

This section describes the specifications for the functions that are used by the sample program.

4.3.1 Main Processing (main.c)

main ()
Calls necessary initialization functions before entering an infinite loop.
None
None
Enters the main function after hardware initialization.
None
None
None
main.c
None

4.3.2 Software Initialization Processing (initial.c)

[Function Name]	port_initial()
[Function]	Sets up ports and their mode.
[Arguments]	None
[Return Value]	None
[Startup Method]	Call
[SFRs Used]	PFCE13, PFC13, PMC13, PM13
[Calling Function]	main()
[Variables]	None
[File Name]	initial.c
[Notes]	None

[Function Name]	cg_initial()
[Function]	Initializes the special clock frequency control register.
[Arguments]	None
[Return Value]	None
[Startup Method]	Call
[SFRs Used]	SFRCTL3
[Calling Function]	main()
[Variables]	None
[File Name]	initial.c
[Notes]	None



V850E2/MN4

[Function Name] [Function]	hbus_initial() Initializes the AHB bus
[Arguments]	None
[Return Value]	None
[Startup Method]	Call
[SFRs Used]	ETARCFG0, ETARADRS0, ETARMASK0
[Calling Function]	main()
[Variables]	None
[File Name]	initial.c
[Notes]	None

[Function Name]	board_initial()
[Function]	Sets up the initial state of the LEDs.
[Arguments]	None
[Return Value]	None
[Startup Method]	Call
[SFRs Used]	P13
[Calling Function]	main()
[Variables]	None
[File Name]	initial.c
[Notes]	None

ram initial()
Sets up the initial state of the user RAM.
None
None
Call
None
main()
adc_result[]
initial.c
None



4.3.3 Control Processing (adc_control.c)

[Function Name]	adc_initial()
[Function]	Sets up the operation of the ADC.
[Arguments]	None
[Return Value]	None
[Startup Method]	Call
[SFRs Used]	ICADCA0ERR, ICADCA0I0, ADCA0CNT, ADCA0CTL1, ADCA0CG0,
	ACA0IOC0, ADCA0TSEL0, ADCA0CTL2, ADCA0LL, ADCA0UL, ADCA0CTL0,
	ADCA0TRG0
[Calling Function]	main()
[Variables]	None
[File Name]	adc_control.c
[Notes]	None

4.3.4 Interrupt Processing (interrupt.c)

[Function Name]	int_adca0i0()
[Function]	Processes A/D conversion end interrupt.
[Arguments]	None
[Return Value]	None
[Startup Method]	Request INTADCA0I0 is present in an unmasked state.
[SFRs Used]	ADCA0LCR, ADCA0TRG0, ADCA0C00CR, ADCA0DB0CR, P13
[Calling Function]	None
[Variables]	adc_result[]
[File Name]	interrupt.c
[Notes]	None

[Function Name]	int_adca0err()
[Function]	Processes A/D conversion error interrupt.
[Arguments]	None
[Return Value]	None
[Startup Method]	Request INTADCA0ERR is present in an unmasked state.
[SFRs Used]	P13, ADCA0CTL0
[Calling Function]	None
[Variables]	None
[File Name]	interrupt.c
[Notes]	None
L	



Website and Support

Renesas Electronics Website http://www.renesas.com/

Inquiries

http://www.renesas.com/inquiry

All trademarks and registered trademarks are the property of their respective owners.



Revision Record

		Description		
Rev.	Date	Page	Summary	
1.00	Feb 13, 2012		First edition issued	

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

- 1. Handling of Unused Pins
- Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.
 - The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

- 3. Prohibition of Access to Reserved Addresses
 - Access to reserved addresses is prohibited.

The reserved addresses are provided for the possible future expansion of functions. Do not access
these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.
 - The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.

	Nation
1	Notice
1.	All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to
	be disclosed by Renesas Electronics such as that disclosed through our website.
2.	Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or
	technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
3.	others. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4.	Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for
	the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
	use of these circuits, software, or information.
5.	When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and
	regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is
	are determined in adjusted induction foreign laws or regulations.
6.	Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics
	assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7.	Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product
	depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for
	which it is not intended without the prior written consent of Renessas Electronics. Renessas Electronics shall not be in any way liable for any damages or losses incurred by you or third particle arising from the
	use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics.
1	The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
	"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools;
	personal electronic equipment; and industrial robots. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-orime systems; safety equipment; and medical equipment not specifically
	ngn duainy - naispotation equipment (adumoues, nais, sinjs, etc.), naine control systems, ann-uisaster systems, ann-uime systems, sarely equipment, and metucal equipment not specifically designed for (if support.
	Specific: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical
	implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8.	You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage
	range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9.	dec or names encodered production appointer majorities and appointer ma
	malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the
	possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to
	redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult,
10	please evaluate the safety of the final products or system manufactured by you. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics
	products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes
	no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
	This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
	Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. to 1 "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
	 Refersas Electronics as used in this document means Refersas Electronics Corporation and also includes its majority-owned subsidiaries. Renesas Electronics product(s)[*] means any product developed or manufactured by or for Renesas Electronics.
	RENESAS
SA	LES OFFICES Renesas Electronics Corporation http://www.renesas.com
	r to "http://www.renesas.com/" for the latest and detailed information.
Ren 2880 Tel:	esas Electronics America Inc.) Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. +1-408-588-6000, Fax: +1-408-588-6130
110	esas Electronics Canada Limited Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada + 1-905-898-5441, Fax: +1-905-898-3220
Ren Duk	esas Electronics Europe Limited ss Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K +44-1628-565-100, Fax: +44-1628-585-900
Ren Arca	esas Electronics Europe GmbH diastrasse 10, 40472 Düsseldorf, Germany +49-211-65030, Fax: +49-211-6503-1327
Ren 7th I	esas Electronics (China) Co., Ltd. Toor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China He6-10-8235 1155, Fax: +86-10-8235-7679
Ren Unit	Teo-10-200 Files, Fak-100 FilesCoro 102 ease Electronics (Shanghai) Co., Ltd. 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China #66-21-5877-1818, Fax: #66-21-6887-7858 / -798
Ren Unit	Besz-2886-918, Fax: Hove Froud Froud Froud 1801-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong H952-2886-9218, Fax: H552 2886-9022/9044
Ren 13F,	No. 363, Fu Shing North Road, Taipei, Taiwan Ha86-2-8175-9600, Fax: Ha86 2-8175-9670
Ren 1 ha	Besse Electronics Singapore Pte. Ltd. rbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 +65-621-30200, Fax: +65-6278-8001
	torio for the second seco

Tel: +65-5213-0200, Fax: +65-5278-8001 Renesas Electronics Malaysia Sdn.Bhd. Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bidg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141