# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# SH7080/SH7146/SH7125/SH7200 Series

Three-Phase Complementary PWM Output

# Introduction

This application note discusses the generation of three-phase complementary PWM (Pulse Width Modulation) waveforms that include dead time, during which the positive and negative phases will not both be active at the same time.

## **Target Device**

- Microcomputer: SH7085 (R5F7085)
- Operating frequency: Internal clock 80 MHz Bus clock 40 MHz Peripheral clock 40 MHz MTU2 clock 40 MHz MTU2S clock 80 MHz
   C compiler: Ver. 7.1.04 of Renesas C compiler

## Contents

1.	Specifications	2
2.	Description of Functions	3
3.	Principles of Operation	5
4.	Description of Software	. 10
5.	Flowchart	. 17
6.	Website and Customer Support Center	. 19




### 1. Specifications

- (1) In this sample task, PWM waveforms are generated by using the MTU2\*.
- (2) As shown in figure 1, three phases of PWM waveforms, each phase comprising a pair of positive and negative phases, are output.
- (3) The PWM waveform includes the time intervals (dead time) during which the positive and negative phases will not both be active at the same time.
- (4) The dead time may be set to any desired length (no dead time can also be specified).
- (5) The duty cycle may be set to any value between 0 and 100%.

Duty cycle = <u>Active pulse period</u> × 100 (%)

(6) A toggle waveform is output in synchronization with the PWM period.






Figure 1 Three-Phase Complementary PWM Output Waveforms



### 2. Description of Functions

In this sample task, channel 3 (ch3) and channel 4 (ch4) of the MTU2 are used to output three-phase complementary PWM waveforms. The operating mode of the MTU2 is complementary PWM mode.

Figure 2 shows a block diagram of the MTU2 (ch3 and ch4) in complementary PWM mode, with a description of the functions noted below.




Figure 2 Block Diagram of MTU2 (ch3 and ch4) in Complementary PWM Mode

# RENESAS

- The timer general register A\_3 (TGRA\_3) operates as a compare register. A value that corresponds to half the PWM pulse period should be set in TGRA\_3. To change the setting value during timer operation, a new value should be set in the timer general register C\_3 (TRGC\_3).
- The timer general register B\_3 (TGRB\_3) operates as a compare register. The duty cycle of the PWM waveforms output from the TIOC3B and TIOC3D pins should be set in TGRB\_3. To change the setting value during timer operation, a new value should be set to the timer general register D\_3 (TRGD\_3).
- The timer general register C\_3 (TGRC\_3) operates as the buffer register for TGRA\_3. While the timer is operating, the TGRC\_3 value is reflected to TGRA\_3.
- The timer general register D\_3 (TGRD\_3) operates as the buffer register for TGRB\_3. If the value of TGRD\_3 is changed during timer operation, a new value will be transferred to the temporary register 1 (TEMP1) and reflected to TGRB\_3.
- The timer general register A\_4 (TGRA\_4) operates as a compare register. The duty cycle of the PWM waveforms output from the TIOC4A and TIOC4C pins should be set in TGRA\_4. To change the setting value during timer operation, a new value should be set in the timer general register C\_4 (TRGC\_4).
- The timer general register B\_4 (TGRB\_4) operates as a compare register. The duty cycle of the PWM waveforms output from the TIOC4B and TIOC4D pins should be set in TGRB\_4. To change the setting value during timer operation, a new value should be set in the timer general register D\_4 (TRGD\_4).
- The timer general register C\_4 (TGRC\_4) operates as the buffer register for TGRA\_4. While the timer is operating, the TGRC\_4 value is reflected to TGRA\_4.
- The timer general register D\_4 (TGRD\_4) operates as the buffer register for TGRB\_4. While the timer is operating, the TGRD\_4 value is reflected to TGRB\_4.
- The temporary registers 1 to 3 (TEMP1 to TEMP3) are located between the buffer registers and compare registers. Data written to the buffer register is transferred to the corresponding temporary register, and then transferred to the compare register. The temporary registers cannot be accessed from the CPU.
- The timer counter\_3 (TCNT\_3) is a 16-bit readable/writable counter. TCNT\_3 counts downward after a comparematch with TGRA\_3, and counts upward after a compare-match with the timer dead time data register (TDDR).
- The timer counter\_4 (TCNT\_4) is a 16-bit readable/writable counter. TCNT\_4 counts downward after a comparematch with the timer cycle data register (TCDR), and counts upward after it reaches H'0000.
- The timer dead time data register (TDDR) is a 16-bit readable/writable register. Dead time of PWM waveforms should be set in TDDR.
- The timer cycle data register (TCDR) is a 16-bit readable/writable register. A value that corresponds to half the PWM carrier period should be set in TCDR.
- The timer cycle buffer register (TCBR) operates as the buffer register for TCDR. While the timer is operating, the TCBR value is reflected to TCDR.

### 3. Principles of Operation

### 3.1 Three-Phase Complementary PWM Output

Figure 3 illustrates the operation during three-phase complementary PWM output, and table 1 shows the operation contents.

The TIOC3B pin is paired with the TIOC3D pin, the TIOC4A pin with the TIOC4C pin, and the TIOC4B pin with the TIOC4D pin. PWM waveforms with dead time are output from these pins to produce three-phase output (it is also possible to specify no dead time).




Figure 3 Operation of Three-Phase Complementary PWM Waveform Output

	·····	
	Hardware Processing	Software Processing
Processing 1		Set MTU2 registers.
-		• Select the pin functions for use.
		Start the timer counter.
Processing 2	Output a low level from the TIOC3D,	
	TIOC4C and TIOC4D pins on compare	
	match between TCNT_4 and TDDR.	
Processing 3	<ul> <li>Invert TIOC4D pin output on</li> </ul>	_
	compare match between TCNT_3	
	and TGRB_4.	
	<ul> <li>Invert TIOC4B pin output on compare</li> </ul>	
	match between TCNT_4 and	
	TGRB_4.	
Processing 4	<ul> <li>Invert TIOC4C pin output on</li> </ul>	
	compare match between TCNT_3	
	and TGRA_4.	
	<ul> <li>Invert TIOC4A pin output on compare</li> </ul>	
	match between TCNT_4 and	
	TGRA_4.	
Processing 5	<ul> <li>Invert TIOC3D pin output on</li> </ul>	—
	compare match between TCNT_3	
	and TGRB_3.	
	Invert TIOC3B pin output on compare	
	match between TCNT_4 and	
	TGRB_3.	
Processing 6	Generate an interrupt (TGIA_3) on	Update the duty cycle*.
	compare match between TCNT_3 and	
	TGRA_3.	
Note: When cha	anging the duty cycle, always set TGRD 4 last	t. TGRD 4 must be set even if the value of

### Table 1 Operation of Three-Phase Complementary PWM Waveform Output

Note: When changing the duty cycle, always set TGRD\_4 last. TGRD\_4 must be set even if the value of TGRD\_4 needs not be changed.



### 3.2 Timer Counter Operation

Figure 4 illustrates the timer counter operation.

The timer counters are started after loading TCNT\_3 with the same value as TDDR and loading TCNT\_4 with H'0000.




Figure 4 Timer Counter Operation



### 3.3 Changing the Duty Cycle

The PWM duty cycle is changed with the timing shown in figure 5.

The duty cycle is changed using compare-match interrupts. To change the duty cycle, the buffer register value should be changed. The value of the compare register must not be changed directly because this causes unstable operation.




Figure 5 Timing of Duty Cycle Changing



### 3.4 Toggle Output Synchronized with the PWM Period

Figure 6 shows the operation of the toggle output synchronized with the PWM period.

The output on the TIOC3A pin is toggled, forming a 50% duty cycle waveform with the same period as the PWM pulses. The duty cycle of this waveform cannot be changed.




Figure 6 Toggle Output Operation Synchronized with the PWM Period



## 4. Description of Software

### 4.1 Modules

Table 2 describes the modules of this sample task.

### Table 2 Description of Modules

Module Name	Label Name	Functions
Main routine	main()	Makes initial settings of MTU2 and starts the timer counters.
TGRA_3 compare-match interrupt routine	int_tgia3()	Changes the duty cycle.

### 4.2 Internal Registers

Table 3 shows the registers used in this sample task. Note that the settings in the tables are the values used in this sample task, and are different from the initial values.

Register	Bit	Bit Name	Function	Setting
FRQCR			Frequency Control Register	H'0241
			Specifies the ratios for dividing the output frequency of the PLL circuit to generate operating clocks.	
			FRQCR = H'0241 sets the division ratios as follows.	
			Internal clock: ×1 Bus clock: ×1/2 Peripheral clock: ×1/2	
			MTU2S clock: ×1 MTU2 clock: ×1/2	
STBCR4			Standby Control Register 4	H'BF
	6	MSTP22	Module Stop bit 22	0
			Clock is supplied to MTU2 when MSTP22 = b'0.	
IPRE			Interrupt Priority Register E	H'00F0
			Sets the interrupt level of MPU2 to 15.	
PEIORL			Port E I/O Register L	H'FB00
			Sets up the pins for PWM output (TIOC3A, TIOC3B, TIOC3D, TIOC4A, TIOC4B, TIOC4C and TIOC4D pins) as output pins.	

### Table 3 Description of Internal Registers



Register	Bit	Bit Name	Function	Setting
PECRL3			Port E Control Register L3	H'1011
	15		Reserved	0
	14	PE11MD2	PE11 Mode	0
	13	PE11MD1	Selects TIOC3D as the pin function when PE11MD2 to	0
	12	PE11MD0	PE11MD0 = b'001.	1
	11		Reserved	0
	10	PE10MD2	PE10 Mode	0
	9	PE10MD1	Selects PE10 (general I/O) as the pin function when	0
	8	PE10MD0	PE10MD2 to PE10MD0 = b'000	0
	7		Reserved	0
	6	PE9MD2	PE9 Mode	0
	5	PE9MD1	Selects TIOC3B as the pin function when PE9MD2 to	0
	4	PE9MD0	PE9MD0 = b'001.	1
PECRL3	3		Reserved	0
	2	PE8MD2	PE8 Mode	0
	1	PE8MD1	Selects TIOC3A as the pin function when PE8MD2 to	0
	0	PE8MD0	PE8MD0 = b'001.	1
PECRL4			Port E Control Register L4	H'1111
	15		Reserved	0
	14	PE15MD2	PE15 Mode	0
	13	PE15MD1	Selects TIOC4D as the pin function when PE15MD2 to	0
	12	PE15MD0	PE15MD0 = b'001.	1
	11		Reserved	0
	10	PE14MD2	PE14 Mode	0
	9	PE14MD1	Selects TIOC4C as the pin function when PE14MD2 to	0
	8	PE14MD0	PE14MD0 = b'001.	1
	7		Reserved	0
	6		Reserved	0
	5	PE13MD1	PE13 Mode	0
	4	PE13MD0	Selects TIOC4B as the pin function when PE13MD1 and PE13MD0 = b'01.	1
	3		Reserved	0
	2	PE12MD2	PE12 Mode	0
	1	PE12MD1	Selects TIOC4A as the pin function when PE12MD2 to	0
	0	PE12MD0	PE12MD0 = b'001.	1

# RENESAS

Register	Bit	Bit Name	Function	Setting
TCR_3			Timer Control Register_3	H'01
	7	CCLR2	Counter Clear 2,1,0	0
	6	CCLR1	Disables clearing of TCNT_3 when CCLR2 to CCLR0 =	0
	5	CCLR0	b'000.	0
	4	CKEG1	Clock Edge 1,0	0
	3	CKEG0	When CKEG1 and CKEG0 = b'00, TCNT_3 counts rising edges of the internal clock.	0
	2	TPSC2	Timer Prescaler 2, 1, 0	0
	1	TPSC1	When TPSC2 to TPSC0 = b'001, the clock source for	0
	0	TPSC0	TCNT_3 is MP <sub>\$\phi</sub> /4.	1
TCR_4			Timer Control Register_4	H'01
	7	CCLR2	Counter Clear 2, 1, 0	0
	6	CCLR1	Disables clearing of TCNT_4 when CCLR2 to CCLR0 =	0
	5	CCLR0	b'000.	0
	4	CKEG1	Clock Edge 1,0	0
	3	CKEG0	When CKEG1 and CKEG0 = b'00, TCNT_4 counts rising edges of the internal clock.	0
	2	TPSC2	Timer Prescaler 2, 1, 0	0
	1	TPSC1	When TPSC2 to TPSC0 = b'001, the clock source for	0
	0	TPSC0	TCNT_4 is MP <sub>\$\phi</sub> /4.	1
TCNT_3			Timer Counter_3	Dead_time
			The timer counter for channel 3	
			The same value as the timer dead time data register (TDDR) value is set.	
TCNT_4			Timer Counter_4	H'0000
			The timer counter for channel 4	
			H'0000 is set.	
TGRA_3			Timer General Register A_3	Pul_cycle
			TCNT_3 starts counting downward on compare-match with TGRA_3.	
			Used to set carrier period / 2 + dead time.	
TGRB_3			Timer General Register B_3	Pul_duty3d
			Used to set the duty cycle of PWM waveforms output from the TIOC3B and TIOC3D pins.	
TGRC_3			Timer General Register C_3	Pul_cycle
			Buffer register for TGRA_3	
			To change the TGRA_3 value during timer operation, a new value should be set in this register.	
			The same value as TGRA_3 is set as the initial value.	



Register	Bit	Bit Name	Function	Setting
TGRD_3			Timer General Register D_3	Pul_duty3d
			Buffer register for TGRB_3	
			To change the TGRB_3 value during timer operation, a new value should be set in this register.	
			The same value as TGRB_3 is set as the initial value.	
TGRA_4			Timer General Register A_4	Pul_duty4c
			Used to set the duty cycle of PWM waveforms output from the TIOC4A and TIOC4C pins.	
TGRB_4			Timer General Register B_4	Pul_duty4d
			Used to set the duty cycle of PWM waveforms output from the TIOC4B and TIOC4D pins.	
TGRC_4			Timer General Register C_4	Pul_duty4c
			Buffer register for TGRA_4	
			To change the TGRA_4 value during timer operation, a new value should be set in this register.	
			The same value as TGRA_4 is set as the initial value.	
TGRD_4			Timer General Register D_4	Pul_duty4d
			Buffer register for TGRB_4	
			To change the TGRB_4 value during timer operation, a new value should be set in this register.	
			The same value as TGRB_4 is set as the initial value.	
TDDR			Timer Dead Time Data Register	Dead_time
			Sets the dead time.	
TCDR			Timer Cycle Data Register	C_cycle
			Sets half the carrier period.	
TCBR			Timer Cycle Buffer Register	C_cycle
			Buffer register for the timer cycle data register	
			To change the TCDR value during timer operation, a new value must be set in this register.	



Register	Bit	Bit Name	Function	Setting
TOCR1			Timer Output Control Register 1	H'40
	7		Reserved	0
	6	PSYE	PWM Synchronous Output Enable	1
			Enables toggle output synchronized with the period of the PWM pulses on the TIOC3A pin when PSYE = b'1.	
	5		Reserved	0
	4		Reserved	0
	3	TOCL	TOC Register Write Protect	0
			Enables writing to the TOCS, OLSN and OLSP bits in TOCR1 when TOCL = b'0.	
	2	TOCS	TOC Select	0
			Validates TOCR1 setting when TOCS = b'0.	
	1	OLSN	Output Level Select N	0
			Selects output level of the negative phase.	
	0	OLSP	Output Level Select P	0
			Selects output level of the positive phase.	
TMDR_3			Timer Mode Register_3	H'3F
	7		Reserved	0
	6	BFR	Buffer Operation E	0
			Reserved with channel 3.	
	5	BFB	Buffer Operation B	1
			Selects buffer operation of TGRB_3 and TGRD_3 when $BFB = b'1$ .	
	4	BFA	Buffer Operation A	1
			Selects buffer operation of TGRA_3 and TGRC_3 when BFA = b'1.	
	3	MD3	Mode 3, 2, 1, 0	1
	2	MD2	Sets the timer operating mode.	1
	1	MD1	When MD3 to MD0 = b'1111, the timer operates in	1
	0	MD0	complementary PWM mode 3.	1
TOER			Timer Output Enable Register	H'FF
	7		Reserved	1
	6		Reserved	1
	5	OE4D	Timer Enable TIOC4D	1
			Enables output from the TIOC4D pin when OE4D = b'1.	
	4	OE4C	Timer Enable TIOC4C	1
			Enables output from the TIOC4C pin when OE4C = b'1.	
	3	OE3D	Timer Enable TIOC3D	1
			Enables output from the TIOC3D pin when OE3D = b'1.	
	2	OE4B	Timer Enable TIOC4B	1
			Enables output from the TIOC4B pin when $OE4B = b'1$ .	



Register	Bit	Bit Name	Function	Setting
TOER	1	OE4A	Timer Enable TIOC4A	1
			Enables output from the TIOC4A pin when OE4A = b'1.	
	0	OE3B	Timer Enable TIOC3B	1
			Enables output from the TIOC3B pin when OE3B = b'1.	
TIER_3			Timer Interrupt Enable register_3	H'01
	7	TTGE	A/D Conversion Start Request Enable	0
			Disables A/D conversion start request generation by TGRA when TTGE = b'0.	
	6	TTGE2	A/D Conversion Start Request Enable 2	0
			Reserved with channel 3.	
	5	TCIEU	Underflow Interrupt Enable	0
			Reserved with channel 3.	
	4	TCIEV	Overflow Interrupt Enable	0
			Disables interrupt requests by the TCFV flag when TCIEV = $b'0$ .	
	3	TGIED	TGR Interrupt Enable D	0
			Disables interrupt requests by the TGFD bit when TGIED = $b'0$ .	
	2	TGIEC	TGR Interrupt Enable C	0
			Disables interrupt requests by the TGFC bit when TGIEC = $b'0$ .	
	1	TGIEB	TGR Interrupt Enable B	0
			Disables interrupt requests by the TGFB bit when TGIEB = b'0.	
	0	TGIEA	TGR Interrupt Enable A	1
			Enables interrupt requests by the TGFA bit when TGIEA = b'1.	
TSTR			Timer Start Register	H'C0
	7	CTS4	Counter Start 4	1
			When CTS4 = b'1, TCNT_4 starts counting.	
	6	CTS3	Counter Start 3	1
			When CTS3 = b'1, TCNT_3 starts counting.	
	5		Reserved	0
	4			0
	3	—		0
	2	CTS2	Counter Start 2	0
			When CTS2 = b'0, TCNT_2 stops counting.	
	1	CTS1	Counter Start 1	0
			When CTS1 = b'0, TCNT_1 stops counting.	
	0	CTS0	Counter Start 0	0



# 4.3 Arguments

Table 4 describes the arguments used in this sample task.


### Table 4 Description of Arguments

Label	Description	Used in
Pul_duty3d	Duty cycle of the PWM waveforms output from the TIOC3D pin (set in TGRD 3)	Main routine, TGRA 3 compare-match
Pul_duty4c	Duty cycle of the PWM waveforms output from the TIOC4C pin (set in TGRC_4)	·
Pul_duty4d	Duty cycle of the PWM waveforms output from the TIOC4D pin (set in TGRD_4)	-
Dead_time	Dead time (set in TDDR)	Main routine
C_cycle	PWM carrier period / 2 (set in TCBR)	-
Pul_cycle	Pulse period / 2 + dead time (set in TGRC_3)	-




### 5. Flowchart

### 5.1 Main Routine





# 5.2 TGRA\_3 Compare-Match Interrupt Routine





# 6. Website and Customer Support Center

#### Renesas Technology, Corp. Website:

http://www.renesas.com/

#### **Customer Support Center:**

Please email the following address for information on products of Renesas Technology, Corp.

csc@renesas.com



# **Revision Record**

		Descript	tion	
Rev.	Date	Page	Summary	
1.00	Mar.04.05	_	First edition issued	



### Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

### Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.