

RX610 Group, RX630 Group

Differences between RX610 Group and RX630 Group

R01AN1080EJ0100
Rev.1.00
Feb. 08, 2013

Abstract

This application note provides reference information on the differences between RX610 Group and RX630 Group microcontrollers.

Products

RX610 Group, RX630 Group

Contents

1.	Switching from the RX610 Group to the RX630 Group.....	3
1.1	Newly Added Functions	3
1.2	Eliminated Functions.....	3
1.3	Modified Functions.....	4
1.3.1	Modification Type 1: Items Requiring Reconsideration Due to Specification Changes or Elimination of Functions	4
1.3.2	Modification Type 2: Items Requiring Reconsideration of Error Handling Due to Changes to the Interrupt Controller.....	4
1.3.3	Modification Type 3: Items Requiring Reconsideration of Software Due to Partial Changes to Functions	4
1.4	Compatible Functions	4
1.4.1	Compatible Functions	4
1.4.2	Backward-Compatible Function.....	4
2.	Description of Differences	5
2.1	Differences in Functions and Specifications.....	5
3.	Reference Documents.....	36

1. Switching from the RX610 Group to the RX630 Group

The RX610 Group and RX630 Group are not interchangeable devices. Therefore, care must be exercised when switching to the RX630 Group. For details, see section 2., Description of Differences, as well as RX610 Group—User's Manual: Hardware and RX630 Group—User's Manual: Hardware.

1.1 Newly Added Functions

- (1) Power-on reset (POR) circuit
- (2) Software reset
- (3) Cold start/warm start determination function
- (4) Option-setting memory
- (5) Voltage detection circuit (LVDA)
- (6) Low-speed on-chip oscillator (LOCO), high-speed on-chip oscillator (HOCO)
- (7) Frequency measurement circuit (MCK)
- (8) Battery backup function
- (9) Register write protection function
- (10) Memory-protection unit (MPU)
- (11) Multi-function pin controller (MPC)
- (12) Multi-function timer pulse unit 2 (MTU2a)
- (13) Port output enable 2 (POE2a)
- (14) Realtime clock (RTCa)
- (15) Independent watchdog timer (IWDTa)
- (16) USB 2.0 function module (USBa)
- (17) Serial peripheral interface (RSPI)
- (18) IEBus controller (IEB)
- (19) 12-bit A/D converter (S12ADA)
- (20) Temperature sensor

1.2 Eliminated Functions

- (1) MD1 pin (mode 1 pin), MDE pin (endian selection pin)
- (2) MD1 pin and MDE pin status flags (MD1 and MDE in MDMONR)
- (3) On-chip ROM startup status flag (IROM in MDSR), etc.
- (4) Reset control/status register (RSTCSR)
- (5) Standby timer select bits (STS4 to STS0 in SBYCR)
- (6) Deep standby wait control register (DPSWCR)
- (7) Interrupt request destination setting register i (ISELRI) (i = interrupt vector number)
- (8) IRQ detection enable register n (IRQERn) (n = 0 to 15)
- (9) Software standby release IRQ enable register (SSIER)

1.3 Modified Functions

1.3.1 Modification Type 1: Items Requiring Reconsideration Due to Specification Changes or Elimination of Functions

- (1) MCU operation mode entry methods: MD pin eliminated, UB codes A and B added.
- (2) Endian determination method: Bits MDE2 to MDE0 in MDEB and MDES
- (3) Clock oscillator circuit: Low-speed on-chip oscillator (LOCO) startup, PLL frequency division, and oscillation stop detection added, etc.
- (4) Low power consumption functions: Oscillation settling time modified, etc.
- (5) Interrupt controller (ICUb): Interrupt priority level (max.): 7 → 15, group interrupts, unit selection, etc.
- (6) Buses: Address/data multiplex bus, peripheral bus update bus priority added, etc.
- (7) DMA controller (DMACA): Operand and transfer methods modified, etc.
- (8) Data transfer controller (DTCa): Bus priority modified, change transfer after repeat transfer eliminated.
- (9) I/O ports: Modifications to multi-function pin controller, etc.
- (10) Watchdog timer (WDTA): 8-bit → 14-bit
- (11) 10-bit A/D converter (ADb): 4 channels × 4 units → (8 channels × 1 unit) × 1 extended channel
- (12) ROM (flash memory for code storage): Write units modified, etc.
- (13) Data flash (flash memory for data storage): Block and write units modified.
- (14) Boundary scan: Command structure and ID codes modified.

1.3.2 Modification Type 2: Items Requiring Reconsideration of Error Handling Due to Changes to the Interrupt Controller

- (1) Serial communications interfaces (SCIc and SCId): 7 channels → 13 channels, functions added, etc.

1.3.3 Modification Type 3: Items Requiring Reconsideration of Software Due to Partial Changes to Functions

- (1) Programmable pulse generator (PPG): Trigger sources modified.

1.4 Compatible Functions

1.4.1 Compatible Functions

- (1) 8-bit timer (TMR)
- (2) Compare match timer (CMT)
- (3) CRC calculator (CRC)

1.4.2 Backward-Compatible Function

- (1) D/A converter (DAa): D/A and A/D conversion synchronous start function added.

2. Description of Differences

2.1 Differences in Functions and Specifications

Tables 2.1 to 2.31 list the differences in functions and specifications.

Table 2.1 Differences in Functions and Specifications (1)

Item		RX610 Group				RX630 Group																																																																													
Memory	ROM/RAM	<ul style="list-style-type: none"> Memory configurations <table border="1"> <tr><td>ROM/RAM capacity</td><td>—</td></tr> <tr><td>—</td><td>—</td></tr> <tr><td>768 KB / 128 KB</td><td>—</td></tr> <tr><td>1.0 MB / 128 KB</td><td>—</td></tr> <tr><td>1.5 MB / 128 KB</td><td>—</td></tr> <tr><td>2.0 MB / 128 KB</td><td>—</td></tr> </table>				ROM/RAM capacity	—	—	—	768 KB / 128 KB	—	1.0 MB / 128 KB	—	1.5 MB / 128 KB	—	2.0 MB / 128 KB	—	<ul style="list-style-type: none"> Memory configurations <table border="1"> <tr><td>ROM/RAM capacity</td><td>384 KB / 64 KB</td></tr> <tr><td>—</td><td>512 KB / 64 KB</td></tr> <tr><td>768 KB / 96 KB</td><td>—</td></tr> <tr><td>1.0 MB / 96 KB</td><td>—</td></tr> <tr><td>1.5 MB / 128 KB</td><td>—</td></tr> <tr><td>2.0 MB / 128 KB</td><td>—</td></tr> </table>				ROM/RAM capacity	384 KB / 64 KB	—	512 KB / 64 KB	768 KB / 96 KB	—	1.0 MB / 96 KB	—	1.5 MB / 128 KB	—	2.0 MB / 128 KB	—																																																		
ROM/RAM capacity	—																																																																																		
—	—																																																																																		
768 KB / 128 KB	—																																																																																		
1.0 MB / 128 KB	—																																																																																		
1.5 MB / 128 KB	—																																																																																		
2.0 MB / 128 KB	—																																																																																		
ROM/RAM capacity	384 KB / 64 KB																																																																																		
—	512 KB / 64 KB																																																																																		
768 KB / 96 KB	—																																																																																		
1.0 MB / 96 KB	—																																																																																		
1.5 MB / 128 KB	—																																																																																		
2.0 MB / 128 KB	—																																																																																		
MCU operating modes	Operating modes	<ul style="list-style-type: none"> Mode entry <table border="1"> <tr><td>MD1</td><td>MD0</td><td>Operating mode</td><td>—</td></tr> <tr><td>0</td><td>1</td><td>Boot mode</td><td>—</td></tr> <tr><td>1</td><td>0</td><td>—</td><td>—</td></tr> <tr><td>—</td><td>—</td><td>User boot mode</td><td>to 426F6F74h</td></tr> <tr><td>1</td><td>1</td><td>Single-chip mode</td><td>—</td></tr> </table>				MD1	MD0	Operating mode	—	0	1	Boot mode	—	1	0	—	—	—	—	User boot mode	to 426F6F74h	1	1	Single-chip mode	—	<ul style="list-style-type: none"> Mode entry <table border="1"> <tr><td>PC7</td><td>MD</td><td>UB code A</td><td>Operating mode</td></tr> <tr><td>Low</td><td>Low</td><td>—</td><td>Boot mode</td></tr> <tr><td>High</td><td>Low</td><td>—</td><td>USB boot mode</td></tr> <tr><td>—</td><td>—</td><td>to 426F6F74h</td><td>User boot mode</td></tr> <tr><td>—</td><td>High</td><td>—</td><td>Single-chip mode</td></tr> </table>				PC7	MD	UB code A	Operating mode	Low	Low	—	Boot mode	High	Low	—	USB boot mode	—	—	to 426F6F74h	User boot mode	—	High	—	Single-chip mode																																		
MD1	MD0	Operating mode	—																																																																																
0	1	Boot mode	—																																																																																
1	0	—	—																																																																																
—	—	User boot mode	to 426F6F74h																																																																																
1	1	Single-chip mode	—																																																																																
PC7	MD	UB code A	Operating mode																																																																																
Low	Low	—	Boot mode																																																																																
High	Low	—	USB boot mode																																																																																
—	—	to 426F6F74h	User boot mode																																																																																
—	High	—	Single-chip mode																																																																																
<ul style="list-style-type: none"> Endian selection MDE pin MDE pin = Low: Little-endian MDE pin = High: Big-endian 				<ul style="list-style-type: none"> Endian selection MDEB.MDE[2:0] or MDES.MDE[2:0] MDE[2:0] = 11b: Little-endian MDE[2:0] = 00b: Big-endian 																																																																															
Registers/bits	<ul style="list-style-type: none"> Mode monitor register (MDMONR) <table border="1"> <tr><td>b0</td><td>MD0</td><td>MD0 pin status flag</td><td>—</td></tr> <tr><td>b1</td><td>MD1</td><td>MD1 pin status flag</td><td>—</td></tr> <tr><td>b7</td><td>MDE</td><td>MDE pin status flag</td><td>—</td></tr> </table>				b0	MD0	MD0 pin status flag	—	b1	MD1	MD1 pin status flag	—	b7	MDE	MDE pin status flag	—	<ul style="list-style-type: none"> Mode monitor register (MDMONR) <table border="1"> <tr><td>b0</td><td>MD</td><td>MD pin status flag</td><td>—</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td><td>—</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bit)</td><td>—</td></tr> </table>				b0	MD	MD pin status flag	—	b1	—	(Reserved bit)	—	b7	—	(Reserved bit)	—																																																			
b0	MD0	MD0 pin status flag	—																																																																																
b1	MD1	MD1 pin status flag	—																																																																																
b7	MDE	MDE pin status flag	—																																																																																
b0	MD	MD pin status flag	—																																																																																
b1	—	(Reserved bit)	—																																																																																
b7	—	(Reserved bit)	—																																																																																
<ul style="list-style-type: none"> Mode status register (MDSR) <table border="1"> <tr><td>b0</td><td>IROM</td><td>On-chip ROM startup status flag</td><td>—</td></tr> <tr><td>b1</td><td>EXB</td><td>External bus startup status flag</td><td>—</td></tr> <tr><td>b2</td><td>BSW[1:0]</td><td>External bus width flags</td><td>—</td></tr> <tr><td>b3</td><td>—</td><td>—</td><td>—</td></tr> <tr><td>b4</td><td>BOTS</td><td>Boot mode startup flag</td><td>—</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td><td>—</td></tr> <tr><td>b6</td><td>UBTS</td><td>User boot mode startup flag</td><td>—</td></tr> </table>				b0	IROM	On-chip ROM startup status flag	—	b1	EXB	External bus startup status flag	—	b2	BSW[1:0]	External bus width flags	—	b3	—	—	—	b4	BOTS	Boot mode startup flag	—	b5	—	(Reserved bit)	—	b6	UBTS	User boot mode startup flag	—	<ul style="list-style-type: none"> Mode status register (MDSR) <table border="1"> <tr><td>b0</td><td>—</td><td>(Reserved bit)</td><td>—</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td><td>—</td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bits)</td><td>—</td></tr> <tr><td>b3</td><td>—</td><td>—</td><td>—</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td><td>—</td></tr> <tr><td>b5</td><td>UBTS</td><td>User boot mode startup flag</td><td>—</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td><td>—</td></tr> </table>				b0	—	(Reserved bit)	—	b1	—	(Reserved bit)	—	b2	—	(Reserved bits)	—	b3	—	—	—	b4	—	(Reserved bit)	—	b5	UBTS	User boot mode startup flag	—	b6	—	(Reserved bit)	—																				
b0	IROM	On-chip ROM startup status flag	—																																																																																
b1	EXB	External bus startup status flag	—																																																																																
b2	BSW[1:0]	External bus width flags	—																																																																																
b3	—	—	—																																																																																
b4	BOTS	Boot mode startup flag	—																																																																																
b5	—	(Reserved bit)	—																																																																																
b6	UBTS	User boot mode startup flag	—																																																																																
b0	—	(Reserved bit)	—																																																																																
b1	—	(Reserved bit)	—																																																																																
b2	—	(Reserved bits)	—																																																																																
b3	—	—	—																																																																																
b4	—	(Reserved bit)	—																																																																																
b5	UBTS	User boot mode startup flag	—																																																																																
b6	—	(Reserved bit)	—																																																																																
<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Reset types</td><td>Pin reset</td><td>—</td><td>—</td></tr> <tr><td>—</td><td>—</td><td>—</td><td>—</td></tr> <tr><td>—</td><td>—</td><td>—</td><td>—</td></tr> <tr><td>—</td><td>—</td><td>—</td><td>—</td></tr> <tr><td>Deep software standby reset</td><td>—</td><td>—</td><td>—</td></tr> <tr><td>—</td><td>—</td><td>—</td><td>—</td></tr> <tr><td>Watchdog timer reset</td><td>—</td><td>—</td><td>—</td></tr> <tr><td>—</td><td>—</td><td>—</td><td>—</td></tr> <tr><td>—</td><td>—</td><td>—</td><td>—</td></tr> </table>				Reset types	Pin reset	—	—	—	—	—	—	—	—	—	—	—	—	—	—	Deep software standby reset	—	—	—	—	—	—	—	Watchdog timer reset	—	—	—	—	—	—	—	—	—	—	—	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Reset types</td><td>RES# pin reset</td><td>—</td><td>—</td></tr> <tr><td>—</td><td>Power-on reset</td><td>—</td><td>—</td></tr> <tr><td>—</td><td>Voltage monitoring 0 reset</td><td>—</td><td>—</td></tr> <tr><td>—</td><td>Voltage monitoring 1 reset</td><td>—</td><td>—</td></tr> <tr><td>—</td><td>Voltage monitoring 2 reset</td><td>—</td><td>—</td></tr> <tr><td>—</td><td>Deep software standby reset</td><td>—</td><td>—</td></tr> <tr><td>—</td><td>Independent watchdog timer reset</td><td>—</td><td>—</td></tr> <tr><td>—</td><td>Watchdog timer reset</td><td>—</td><td>—</td></tr> <tr><td>—</td><td>Software reset</td><td>—</td><td>—</td></tr> <tr><td>Extended function</td><td>Cold start/warm start determination function</td><td>—</td><td>—</td></tr> </table>				Reset types	RES# pin reset	—	—	—	Power-on reset	—	—	—	Voltage monitoring 0 reset	—	—	—	Voltage monitoring 1 reset	—	—	—	Voltage monitoring 2 reset	—	—	—	Deep software standby reset	—	—	—	Independent watchdog timer reset	—	—	—	Watchdog timer reset	—	—	—	Software reset	—	—	Extended function	Cold start/warm start determination function	—	—
Reset types	Pin reset	—	—																																																																																
—	—	—	—																																																																																
—	—	—	—																																																																																
—	—	—	—																																																																																
Deep software standby reset	—	—	—																																																																																
—	—	—	—																																																																																
Watchdog timer reset	—	—	—																																																																																
—	—	—	—																																																																																
—	—	—	—																																																																																
Reset types	RES# pin reset	—	—																																																																																
—	Power-on reset	—	—																																																																																
—	Voltage monitoring 0 reset	—	—																																																																																
—	Voltage monitoring 1 reset	—	—																																																																																
—	Voltage monitoring 2 reset	—	—																																																																																
—	Deep software standby reset	—	—																																																																																
—	Independent watchdog timer reset	—	—																																																																																
—	Watchdog timer reset	—	—																																																																																
—	Software reset	—	—																																																																																
Extended function	Cold start/warm start determination function	—	—																																																																																
Resets	Functions	<ul style="list-style-type: none"> Reset status register (RSTS0) <table border="1"> <tr><td>b0</td><td>—</td><td>(Reserved bit)</td><td>—</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td><td>—</td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bit)</td><td>—</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td><td>—</td></tr> <tr><td>b7</td><td>DPSRST0</td><td>Deep software standby reset flag</td><td>—</td></tr> </table>				b0	—	(Reserved bit)	—	b1	—	(Reserved bit)	—	b2	—	(Reserved bit)	—	b3	—	(Reserved bit)	—	b7	DPSRST0	Deep software standby reset flag	—	<ul style="list-style-type: none"> Reset status register 0 (RSTS0) <table border="1"> <tr><td>b0</td><td>PORF</td><td>Power-on reset detect flag</td><td>—</td></tr> <tr><td>b1</td><td>LVD0RF</td><td>Voltage-monitoring 0 reset detect flag</td><td>—</td></tr> <tr><td>b2</td><td>LVD1RF</td><td>Voltage-monitoring 1 reset detect flag</td><td>—</td></tr> <tr><td>b3</td><td>LVD2RF</td><td>Voltage-monitoring 2 reset detect flag</td><td>—</td></tr> <tr><td>b7</td><td>DPSRST0</td><td>Deep software standby reset flag</td><td>—</td></tr> </table>				b0	PORF	Power-on reset detect flag	—	b1	LVD0RF	Voltage-monitoring 0 reset detect flag	—	b2	LVD1RF	Voltage-monitoring 1 reset detect flag	—	b3	LVD2RF	Voltage-monitoring 2 reset detect flag	—	b7	DPSRST0	Deep software standby reset flag	—																																		
b0	—	(Reserved bit)	—																																																																																
b1	—	(Reserved bit)	—																																																																																
b2	—	(Reserved bit)	—																																																																																
b3	—	(Reserved bit)	—																																																																																
b7	DPSRST0	Deep software standby reset flag	—																																																																																
b0	PORF	Power-on reset detect flag	—																																																																																
b1	LVD0RF	Voltage-monitoring 0 reset detect flag	—																																																																																
b2	LVD1RF	Voltage-monitoring 1 reset detect flag	—																																																																																
b3	LVD2RF	Voltage-monitoring 2 reset detect flag	—																																																																																
b7	DPSRST0	Deep software standby reset flag	—																																																																																
<ul style="list-style-type: none"> Reset status register 1 (RSTS1) 				<ul style="list-style-type: none"> Reset status register 1 (RSTS1) 																																																																															
<ul style="list-style-type: none"> Reset status register 2 (RSTS2) 				<ul style="list-style-type: none"> Reset status register 2 (RSTS2) 																																																																															
<ul style="list-style-type: none"> Reset control/status register (RSTCSR) 				<ul style="list-style-type: none"> Software reset register (SWRR) 																																																																															
<ul style="list-style-type: none"> — 				<ul style="list-style-type: none"> — 																																																																															

Table 2.2 Differences in Functions and Specifications (2)

Item		RX610 Group	RX630 Group												
Option-setting memory	Registers/bits	—	<ul style="list-style-type: none"> • Option function select register 0 (OFS0) • Option function select register 1 (OFS1) • Endian select register B (MDEB) • Endian select register S (MDES) 												
Voltage detection circuit	Registers/bits	—	<ul style="list-style-type: none"> • Voltage monitoring 1 circuit control register 1 (LVD1CR1) • Voltage monitoring 1 circuit status register (LVD1SR) • Voltage monitoring 2 circuit control register 1 (LVD2CR1) • Voltage monitoring 2 circuit status register (LVD2SR) • Voltage monitoring circuit control register (LVCMPCR) • Voltage detection level select register (LVDLVR) • Voltage monitoring 1 circuit control register 0 (LVD1CR0) • Voltage monitoring 2 circuit control register 0 (LVD2CR0) 												
Clock oscillator	Functions	<ul style="list-style-type: none"> • Specification overview <table border="1"> <tr> <td>Clock types</td><td>ICLK: 100.0 MHz (max) PCLK: 50.0 MHz (max) — BCLK: 25.0 MHz (max) BCLK output pin: 25.0 MHz (max) — — — — — — — —</td></tr> </table>	Clock types	ICLK: 100.0 MHz (max) PCLK: 50.0 MHz (max) — BCLK: 25.0 MHz (max) BCLK output pin: 25.0 MHz (max) — — — — — — — —	<ul style="list-style-type: none"> • Specification overview <table border="1"> <tr> <td>Clock types</td><td>ICLK: 100.0 MHz (max) PCLKB: 50.0 MHz (max) FCLK: 50.0 MHz (max) BCLK: 50.0 MHz (max) BCLK output pin: 25.0 MHz (max) UCLK: 48.0 MHz (max) CANMCLK: 20.0 MHz (max) IECLK: 50.0 MHz (max) RTCMCLK: 4.0 MHz to 16.0 MHz RTCSCLK: 32.768 kHz IWDTCLK: 125.000 kHz (typ) JTAGTCK: 10.0 MHz (max)</td></tr> </table>	Clock types	ICLK: 100.0 MHz (max) PCLKB: 50.0 MHz (max) FCLK: 50.0 MHz (max) BCLK: 50.0 MHz (max) BCLK output pin: 25.0 MHz (max) UCLK: 48.0 MHz (max) CANMCLK: 20.0 MHz (max) IECLK: 50.0 MHz (max) RTCMCLK: 4.0 MHz to 16.0 MHz RTCSCLK: 32.768 kHz IWDTCLK: 125.000 kHz (typ) JTAGTCK: 10.0 MHz (max)								
Clock types	ICLK: 100.0 MHz (max) PCLK: 50.0 MHz (max) — BCLK: 25.0 MHz (max) BCLK output pin: 25.0 MHz (max) — — — — — — — —														
Clock types	ICLK: 100.0 MHz (max) PCLKB: 50.0 MHz (max) FCLK: 50.0 MHz (max) BCLK: 50.0 MHz (max) BCLK output pin: 25.0 MHz (max) UCLK: 48.0 MHz (max) CANMCLK: 20.0 MHz (max) IECLK: 50.0 MHz (max) RTCMCLK: 4.0 MHz to 16.0 MHz RTCSCLK: 32.768 kHz IWDTCLK: 125.000 kHz (typ) JTAGTCK: 10.0 MHz (max)														
	Main clock oscillator	<ul style="list-style-type: none"> • Specification overview <table border="1"> <tr> <td>Resonator</td><td>Crystal oscillator —</td></tr> <tr> <td>Frequency</td><td>8.0 MHz to 14.0 MHz</td></tr> <tr> <td>External clock</td><td>14.0 MHz (max)</td></tr> </table>	Resonator	Crystal oscillator —	Frequency	8.0 MHz to 14.0 MHz	External clock	14.0 MHz (max)	<ul style="list-style-type: none"> • Specification overview <table border="1"> <tr> <td>Resonator</td><td>Crystal oscillator Ceramic oscillator</td></tr> <tr> <td>Frequency</td><td>4.0 MHz to 16.0 MHz</td></tr> <tr> <td>External clock</td><td>20.0 MHz (max)</td></tr> </table>	Resonator	Crystal oscillator Ceramic oscillator	Frequency	4.0 MHz to 16.0 MHz	External clock	20.0 MHz (max)
Resonator	Crystal oscillator —														
Frequency	8.0 MHz to 14.0 MHz														
External clock	14.0 MHz (max)														
Resonator	Crystal oscillator Ceramic oscillator														
Frequency	4.0 MHz to 16.0 MHz														
External clock	20.0 MHz (max)														
	Sub-clock oscillator	—	<ul style="list-style-type: none"> • Specification overview <table border="1"> <tr> <td>Resonator</td><td>Crystal oscillator</td></tr> <tr> <td>Frequency</td><td>32.768 Hz</td></tr> </table>	Resonator	Crystal oscillator	Frequency	32.768 Hz								
Resonator	Crystal oscillator														
Frequency	32.768 Hz														
	Low-speed on-chip oscillator	—	<ul style="list-style-type: none"> • Oscillation frequency: 125.0 kHz 												
	High-speed on-chip oscillator	—	<ul style="list-style-type: none"> • Oscillation frequency: 50.0 MHz • HOCO power supply control 												
	IWDT-dedicated on-chip oscillator	—	<ul style="list-style-type: none"> • Oscillation frequency: 125.0 kHz 												

Table 2.3 Differences in Functions and Specifications (3)

Item		RX610 Group			RX630 Group																																																																																					
Clock oscillator	Registers/bits	<ul style="list-style-type: none"> System clock control register (SCKCR) <table border="1"> <tr><td>b0</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b7</td><td>—</td><td></td></tr> <tr><td>b8</td><td>PCK [3:0]</td><td>Peripheral module clock (PCLK) select bits</td></tr> <tr><td>b11</td><td>—</td><td></td></tr> <tr><td>b16</td><td>BCK [3:0]</td><td>External bus clock (BCLK) select bits</td></tr> <tr><td>b19</td><td>—</td><td></td></tr> <tr><td>b23</td><td>PSTOP1</td><td>BCLK output stop bit</td></tr> <tr><td>b24</td><td>ICK [3:0]</td><td>System clock (ICLK) select bits</td></tr> <tr><td>b27</td><td>—</td><td></td></tr> <tr><td>b28</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b31</td><td>—</td><td></td></tr> </table> <ul style="list-style-type: none"> b7 to b0: Reserved bits These bits are always read as 0. The write value should always be 0. PCK[3:0], BCK[3:0], ICK[3:0] <table> <tr><td>0000b: ×8</td></tr> <tr><td>0001b: ×4</td></tr> <tr><td>0010b: ×2</td></tr> <tr><td>0011b: ×1</td></tr> </table> 			b0	—	(Reserved bits)	b7	—		b8	PCK [3:0]	Peripheral module clock (PCLK) select bits	b11	—		b16	BCK [3:0]	External bus clock (BCLK) select bits	b19	—		b23	PSTOP1	BCLK output stop bit	b24	ICK [3:0]	System clock (ICLK) select bits	b27	—		b28	—	(Reserved bits)	b31	—		0000b: ×8	0001b: ×4	0010b: ×2	0011b: ×1	<ul style="list-style-type: none"> System clock control register (SCKCR) <table border="1"> <tr><td>b0</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b3</td><td>—</td><td></td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b7</td><td>—</td><td></td></tr> <tr><td>b8</td><td>PCKB[3:0]</td><td>Peripheral module clock B (PCLKB) select bits</td></tr> <tr><td>b11</td><td>—</td><td></td></tr> <tr><td>b16</td><td>BCK [3:0]</td><td>External bus clock (BCLK) select bits</td></tr> <tr><td>b19</td><td>—</td><td></td></tr> <tr><td>b23</td><td>PSTOP1</td><td>BCLK pin output control bit</td></tr> <tr><td>b24</td><td>ICK [3:0]</td><td>System clock (ICLK) select bits</td></tr> <tr><td>b27</td><td>—</td><td></td></tr> <tr><td>b28</td><td>FCK [3:0]</td><td>FlashIF clock (FCLK) select bits</td></tr> <tr><td>b31</td><td>—</td><td></td></tr> </table> <ul style="list-style-type: none"> b7 to b4, b3 to b0: Reserved bits These bits should be set to 0001b. PCKB[3:0], BCK[3:0], ICK[3:0], FCK[3:0] <table> <tr><td>0000b: ×1/1</td></tr> <tr><td>0001b: ×1/2</td></tr> <tr><td>0010b: ×1/4</td></tr> <tr><td>0011b: ×1/8</td></tr> <tr><td>0100b: ×1/16</td></tr> <tr><td>0101b: ×1/32</td></tr> <tr><td>0110b: ×1/64</td></tr> </table> 			b0	—	(Reserved bits)	b3	—		b4	—	(Reserved bits)	b7	—		b8	PCKB[3:0]	Peripheral module clock B (PCLKB) select bits	b11	—		b16	BCK [3:0]	External bus clock (BCLK) select bits	b19	—		b23	PSTOP1	BCLK pin output control bit	b24	ICK [3:0]	System clock (ICLK) select bits	b27	—		b28	FCK [3:0]	FlashIF clock (FCLK) select bits	b31	—		0000b: ×1/1	0001b: ×1/2	0010b: ×1/4	0011b: ×1/8	0100b: ×1/16	0101b: ×1/32	0110b: ×1/64
b0	—	(Reserved bits)																																																																																								
b7	—																																																																																									
b8	PCK [3:0]	Peripheral module clock (PCLK) select bits																																																																																								
b11	—																																																																																									
b16	BCK [3:0]	External bus clock (BCLK) select bits																																																																																								
b19	—																																																																																									
b23	PSTOP1	BCLK output stop bit																																																																																								
b24	ICK [3:0]	System clock (ICLK) select bits																																																																																								
b27	—																																																																																									
b28	—	(Reserved bits)																																																																																								
b31	—																																																																																									
0000b: ×8																																																																																										
0001b: ×4																																																																																										
0010b: ×2																																																																																										
0011b: ×1																																																																																										
b0	—	(Reserved bits)																																																																																								
b3	—																																																																																									
b4	—	(Reserved bits)																																																																																								
b7	—																																																																																									
b8	PCKB[3:0]	Peripheral module clock B (PCLKB) select bits																																																																																								
b11	—																																																																																									
b16	BCK [3:0]	External bus clock (BCLK) select bits																																																																																								
b19	—																																																																																									
b23	PSTOP1	BCLK pin output control bit																																																																																								
b24	ICK [3:0]	System clock (ICLK) select bits																																																																																								
b27	—																																																																																									
b28	FCK [3:0]	FlashIF clock (FCLK) select bits																																																																																								
b31	—																																																																																									
0000b: ×1/1																																																																																										
0001b: ×1/2																																																																																										
0010b: ×1/4																																																																																										
0011b: ×1/8																																																																																										
0100b: ×1/16																																																																																										
0101b: ×1/32																																																																																										
0110b: ×1/64																																																																																										
		—			<ul style="list-style-type: none"> System clock control register 2 (SCKCR2) System clock control register 3 (SCKCR3) PLL control register (PLLCR) PLL control register 2 (PLLCR2) External bus clock control register (BCKCR) Main clock oscillator control register (MOSCCR) Sub-clock oscillator control register (SOSCCR) Low-speed on-chip oscillator control register (LOCOCR) IWDT-dedicated on-chip oscillator control register (ILOCOCR) High-speed on-chip oscillator control register (HOCOCR) Oscillation stop detection control register (OSTDCR) Oscillation stop detection status register (OSTDSR) Main clock oscillator forced oscillation control register (MOFCR) High-speed on-chip oscillator power supply control register (HOCOPCR) 																																																																																					
Frequency measurement circuit	Registers/bits	—			<ul style="list-style-type: none"> Counter-clock extension register 1 (SCK1) Counter-clock extension register 2 (SCK2) 																																																																																					

Table 2.4 Differences in Functions and Specifications (4)

Item		RX610 Group			RX630 Group																																																												
Low power consumption functions	Functions	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td colspan="2">Low power consumption states</td><td>Sleep mode</td></tr> <tr> <td colspan="2"></td><td>All-module clock stop mode</td></tr> <tr> <td colspan="2"></td><td>Software standby mode</td></tr> <tr> <td colspan="2"></td><td>Deep software standby mode</td></tr> <tr> <td colspan="2" style="text-align: center;">—</td><td style="text-align: center;">—</td></tr> </table>			Low power consumption states		Sleep mode			All-module clock stop mode			Software standby mode			Deep software standby mode	—		—	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td colspan="2">Low power consumption states</td><td>Sleep mode</td></tr> <tr> <td colspan="2"></td><td>All-module clock stop mode</td></tr> <tr> <td colspan="2"></td><td>Software standby mode</td></tr> <tr> <td colspan="2"></td><td>Deep software standby mode</td></tr> <tr> <td colspan="2" rowspan="2" style="text-align: center;">—</td><td style="text-align: center;">—</td></tr> </table>			Low power consumption states		Sleep mode			All-module clock stop mode			Software standby mode			Deep software standby mode	—		—																												
Low power consumption states		Sleep mode																																																															
		All-module clock stop mode																																																															
		Software standby mode																																																															
		Deep software standby mode																																																															
—		—																																																															
Low power consumption states		Sleep mode																																																															
		All-module clock stop mode																																																															
		Software standby mode																																																															
		Deep software standby mode																																																															
—		—																																																															
		<ul style="list-style-type: none"> Standby control register (SBYCR) <table border="1"> <tr> <td>b8</td><td>STS[4:0]</td><td>Standby timer select bits</td></tr> <tr> <td>b12</td><td>—</td><td>(Reserved bits)</td></tr> <tr> <td>b14</td><td>OPE</td><td>Output port enable bit</td></tr> <tr> <td>b15</td><td>SSBY</td><td>Software standby bit</td></tr> </table>			b8	STS[4:0]	Standby timer select bits	b12	—	(Reserved bits)	b14	OPE	Output port enable bit	b15	SSBY	Software standby bit	<ul style="list-style-type: none"> Standby control register (SBYCR) <table border="1"> <tr> <td>b8</td><td>—</td><td>(Reserved bits)</td></tr> <tr> <td>b12</td><td>—</td><td>(Reserved bits)</td></tr> <tr> <td>b14</td><td>OPE</td><td>Output port enable bit</td></tr> <tr> <td>b15</td><td>SSBY</td><td>Software standby bit</td></tr> </table>			b8	—	(Reserved bits)	b12	—	(Reserved bits)	b14	OPE	Output port enable bit	b15	SSBY	Software standby bit																																		
b8	STS[4:0]	Standby timer select bits																																																															
b12	—	(Reserved bits)																																																															
b14	OPE	Output port enable bit																																																															
b15	SSBY	Software standby bit																																																															
b8	—	(Reserved bits)																																																															
b12	—	(Reserved bits)																																																															
b14	OPE	Output port enable bit																																																															
b15	SSBY	Software standby bit																																																															
<ul style="list-style-type: none"> SBYCR.STS[4:0] <ul style="list-style-type: none"> 00000b: (Setting prohibited) 00001b: (Setting prohibited) 00010b: (Setting prohibited) 00011b: (Setting prohibited) 00100b: (Setting prohibited) 00101b: Waiting time = 64 cycles 00110b: Waiting time = 512 cycles 00111b: Waiting time = 1024 cycles 01000b: Waiting time = 2048 cycles 01001b: Waiting time = 4096 cycles 01010b: Waiting time = 16384 cycles 01011b: Waiting time = 32768 cycles 01100b: Waiting time = 65536 cycles 01101b: Waiting time = 131072 cycles 01110b: Waiting time = 262144 cycles 01111b: Waiting time = 524288 cycles 			<ul style="list-style-type: none"> Main clock oscillator wait control register (MOSCWTCR) <table border="1"> <tr> <td>b0</td><td>MSTS[4:0]</td><td>Main clock oscillator waiting time bits</td></tr> <tr> <td>b4</td><td>—</td><td>(Reserved bits)</td></tr> <tr> <td colspan="3"> <ul style="list-style-type: none"> MOSCWTCR. MSTS[4:0] <ul style="list-style-type: none"> 00000b: Waiting time = 2 cycles 00001b: Waiting time = 4 cycles 00010b: Waiting time = 8 cycles 00011b: Waiting time = 16 cycles 00100b: Waiting time = 32 cycles 00101b: Waiting time = 64 cycles 00110b: Waiting time = 512 cycles 00111b: Waiting time = 1024 cycles 01000b: Waiting time = 2048 cycles 01001b: Waiting time = 4096 cycles 01010b: Waiting time = 16384 cycles 01011b: Waiting time = 32768 cycles 01100b: Waiting time = 65536 cycles 01101b: Waiting time = 131072 cycles 01110b: Waiting time = 262144 cycles 01111b: Waiting time = 524288 cycles </td></tr> </table>			b0	MSTS[4:0]	Main clock oscillator waiting time bits	b4	—	(Reserved bits)	<ul style="list-style-type: none"> MOSCWTCR. MSTS[4:0] <ul style="list-style-type: none"> 00000b: Waiting time = 2 cycles 00001b: Waiting time = 4 cycles 00010b: Waiting time = 8 cycles 00011b: Waiting time = 16 cycles 00100b: Waiting time = 32 cycles 00101b: Waiting time = 64 cycles 00110b: Waiting time = 512 cycles 00111b: Waiting time = 1024 cycles 01000b: Waiting time = 2048 cycles 01001b: Waiting time = 4096 cycles 01010b: Waiting time = 16384 cycles 01011b: Waiting time = 32768 cycles 01100b: Waiting time = 65536 cycles 01101b: Waiting time = 131072 cycles 01110b: Waiting time = 262144 cycles 01111b: Waiting time = 524288 cycles 																																																					
b0	MSTS[4:0]	Main clock oscillator waiting time bits																																																															
b4	—	(Reserved bits)																																																															
<ul style="list-style-type: none"> MOSCWTCR. MSTS[4:0] <ul style="list-style-type: none"> 00000b: Waiting time = 2 cycles 00001b: Waiting time = 4 cycles 00010b: Waiting time = 8 cycles 00011b: Waiting time = 16 cycles 00100b: Waiting time = 32 cycles 00101b: Waiting time = 64 cycles 00110b: Waiting time = 512 cycles 00111b: Waiting time = 1024 cycles 01000b: Waiting time = 2048 cycles 01001b: Waiting time = 4096 cycles 01010b: Waiting time = 16384 cycles 01011b: Waiting time = 32768 cycles 01100b: Waiting time = 65536 cycles 01101b: Waiting time = 131072 cycles 01110b: Waiting time = 262144 cycles 01111b: Waiting time = 524288 cycles 																																																																	
<ul style="list-style-type: none"> Module stop control register A (MSTPCRA) <table border="1"> <tr> <td>b4</td><td>MSTPA4</td><td>8-bit timer 3/2 (unit 1) module stop bit</td></tr> <tr> <td>b5</td><td>MSTPA5</td><td>8-bit timer 1/0 (unit 0) module stop bit</td></tr> <tr> <td>b9</td><td>—</td><td>(Reserved bit)</td></tr> <tr> <td>b10</td><td>MSTPA10</td><td>Programmable pulse generator 1 (unit 1) module stop bit</td></tr> <tr> <td>b11</td><td>MSTPA11</td><td>Programmable pulse generator 0 (unit 0) module stop bit</td></tr> <tr> <td>b12</td><td>MSTPA12</td><td>16-bit timer pulse unit 1 (unit 1) module stop bit</td></tr> <tr> <td>b13</td><td>MSTPA13</td><td>16-bit timer pulse unit 0 (unit 0) module stop bit</td></tr> <tr> <td>b14</td><td>MSTPA14</td><td>Compare match timer 1 (unit 1) module stop bit</td></tr> <tr> <td>b15</td><td>MSTPA15</td><td>Compare match timer 0 (unit 0) module stop bit</td></tr> <tr> <td>b17</td><td>—</td><td>(Reserved bit)</td></tr> </table>			b4	MSTPA4	8-bit timer 3/2 (unit 1) module stop bit	b5	MSTPA5	8-bit timer 1/0 (unit 0) module stop bit	b9	—	(Reserved bit)	b10	MSTPA10	Programmable pulse generator 1 (unit 1) module stop bit	b11	MSTPA11	Programmable pulse generator 0 (unit 0) module stop bit	b12	MSTPA12	16-bit timer pulse unit 1 (unit 1) module stop bit	b13	MSTPA13	16-bit timer pulse unit 0 (unit 0) module stop bit	b14	MSTPA14	Compare match timer 1 (unit 1) module stop bit	b15	MSTPA15	Compare match timer 0 (unit 0) module stop bit	b17	—	(Reserved bit)	<ul style="list-style-type: none"> PLL wait control register (PLLWTCR) <table border="1"> <tr> <td>b0</td><td>PSTS[4:0]</td><td>PLL waiting time bits</td></tr> <tr> <td>b4</td><td>—</td><td>(Reserved bits)</td></tr> <tr> <td colspan="3"> <ul style="list-style-type: none"> PLLWTCR. PSTS[4:0] <ul style="list-style-type: none"> 00000b: Waiting time = 16 cycles 01111b: Waiting time = 4194304 cycles </td></tr> </table>			b0	PSTS[4:0]	PLL waiting time bits	b4	—	(Reserved bits)	<ul style="list-style-type: none"> PLLWTCR. PSTS[4:0] <ul style="list-style-type: none"> 00000b: Waiting time = 16 cycles 01111b: Waiting time = 4194304 cycles 																							
b4	MSTPA4	8-bit timer 3/2 (unit 1) module stop bit																																																															
b5	MSTPA5	8-bit timer 1/0 (unit 0) module stop bit																																																															
b9	—	(Reserved bit)																																																															
b10	MSTPA10	Programmable pulse generator 1 (unit 1) module stop bit																																																															
b11	MSTPA11	Programmable pulse generator 0 (unit 0) module stop bit																																																															
b12	MSTPA12	16-bit timer pulse unit 1 (unit 1) module stop bit																																																															
b13	MSTPA13	16-bit timer pulse unit 0 (unit 0) module stop bit																																																															
b14	MSTPA14	Compare match timer 1 (unit 1) module stop bit																																																															
b15	MSTPA15	Compare match timer 0 (unit 0) module stop bit																																																															
b17	—	(Reserved bit)																																																															
b0	PSTS[4:0]	PLL waiting time bits																																																															
b4	—	(Reserved bits)																																																															
<ul style="list-style-type: none"> PLLWTCR. PSTS[4:0] <ul style="list-style-type: none"> 00000b: Waiting time = 16 cycles 01111b: Waiting time = 4194304 cycles 																																																																	
<ul style="list-style-type: none"> Module stop control register A (MSTPCRA) <table border="1"> <tr> <td>b4</td><td>MSTPA4</td><td>8-bit timer 3/2 (unit 1) module stop bit</td></tr> <tr> <td>b5</td><td>MSTPA5</td><td>8-bit timer 1/0 (unit 0) module stop bit</td></tr> <tr> <td>b9</td><td>MSTPA9</td><td>Multifunction timer pulse unit 2 module stop bit</td></tr> <tr> <td>b10</td><td>MSTPA10</td><td>Programmable pulse generator (unit 1) module stop bit</td></tr> <tr> <td>b11</td><td>MSTPA11</td><td>Programmable pulse generator (unit 0) module stop bit</td></tr> <tr> <td>b12</td><td>MSTPA12</td><td>16-bit timer pulse unit 1 (unit 1) module stop bit</td></tr> <tr> <td>b13</td><td>MSTPA13</td><td>16-bit timer pulse unit 0 (unit 0) module stop bit</td></tr> <tr> <td>b14</td><td>MSTPA14</td><td>Compare match timer (unit 1) module stop bit</td></tr> <tr> <td>b15</td><td>MSTPA15</td><td>Compare match timer (unit 0) module stop bit</td></tr> <tr> <td>b17</td><td>MSTPA17</td><td>12-bit A/D converter module stop bit</td></tr> </table>			b4	MSTPA4	8-bit timer 3/2 (unit 1) module stop bit	b5	MSTPA5	8-bit timer 1/0 (unit 0) module stop bit	b9	MSTPA9	Multifunction timer pulse unit 2 module stop bit	b10	MSTPA10	Programmable pulse generator (unit 1) module stop bit	b11	MSTPA11	Programmable pulse generator (unit 0) module stop bit	b12	MSTPA12	16-bit timer pulse unit 1 (unit 1) module stop bit	b13	MSTPA13	16-bit timer pulse unit 0 (unit 0) module stop bit	b14	MSTPA14	Compare match timer (unit 1) module stop bit	b15	MSTPA15	Compare match timer (unit 0) module stop bit	b17	MSTPA17	12-bit A/D converter module stop bit	<ul style="list-style-type: none"> Module stop control register A (MSTPCRA) <table border="1"> <tr> <td>b4</td><td>MSTPA4</td><td>8-bit timer 3/2 (unit 1) module stop bit</td></tr> <tr> <td>b5</td><td>MSTPA5</td><td>8-bit timer 1/0 (unit 0) module stop bit</td></tr> <tr> <td>b9</td><td>MSTPA9</td><td>Multifunction timer pulse unit 2 module stop bit</td></tr> <tr> <td>b10</td><td>MSTPA10</td><td>Programmable pulse generator (unit 1) module stop bit</td></tr> <tr> <td>b11</td><td>MSTPA11</td><td>Programmable pulse generator (unit 0) module stop bit</td></tr> <tr> <td>b12</td><td>MSTPA12</td><td>16-bit timer pulse unit 1 (unit 1) module stop bit</td></tr> <tr> <td>b13</td><td>MSTPA13</td><td>16-bit timer pulse unit 0 (unit 0) module stop bit</td></tr> <tr> <td>b14</td><td>MSTPA14</td><td>Compare match timer (unit 1) module stop bit</td></tr> <tr> <td>b15</td><td>MSTPA15</td><td>Compare match timer (unit 0) module stop bit</td></tr> <tr> <td>b17</td><td>MSTPA17</td><td>12-bit A/D converter module stop bit</td></tr> </table>			b4	MSTPA4	8-bit timer 3/2 (unit 1) module stop bit	b5	MSTPA5	8-bit timer 1/0 (unit 0) module stop bit	b9	MSTPA9	Multifunction timer pulse unit 2 module stop bit	b10	MSTPA10	Programmable pulse generator (unit 1) module stop bit	b11	MSTPA11	Programmable pulse generator (unit 0) module stop bit	b12	MSTPA12	16-bit timer pulse unit 1 (unit 1) module stop bit	b13	MSTPA13	16-bit timer pulse unit 0 (unit 0) module stop bit	b14	MSTPA14	Compare match timer (unit 1) module stop bit	b15	MSTPA15	Compare match timer (unit 0) module stop bit	b17	MSTPA17	12-bit A/D converter module stop bit
b4	MSTPA4	8-bit timer 3/2 (unit 1) module stop bit																																																															
b5	MSTPA5	8-bit timer 1/0 (unit 0) module stop bit																																																															
b9	MSTPA9	Multifunction timer pulse unit 2 module stop bit																																																															
b10	MSTPA10	Programmable pulse generator (unit 1) module stop bit																																																															
b11	MSTPA11	Programmable pulse generator (unit 0) module stop bit																																																															
b12	MSTPA12	16-bit timer pulse unit 1 (unit 1) module stop bit																																																															
b13	MSTPA13	16-bit timer pulse unit 0 (unit 0) module stop bit																																																															
b14	MSTPA14	Compare match timer (unit 1) module stop bit																																																															
b15	MSTPA15	Compare match timer (unit 0) module stop bit																																																															
b17	MSTPA17	12-bit A/D converter module stop bit																																																															
b4	MSTPA4	8-bit timer 3/2 (unit 1) module stop bit																																																															
b5	MSTPA5	8-bit timer 1/0 (unit 0) module stop bit																																																															
b9	MSTPA9	Multifunction timer pulse unit 2 module stop bit																																																															
b10	MSTPA10	Programmable pulse generator (unit 1) module stop bit																																																															
b11	MSTPA11	Programmable pulse generator (unit 0) module stop bit																																																															
b12	MSTPA12	16-bit timer pulse unit 1 (unit 1) module stop bit																																																															
b13	MSTPA13	16-bit timer pulse unit 0 (unit 0) module stop bit																																																															
b14	MSTPA14	Compare match timer (unit 1) module stop bit																																																															
b15	MSTPA15	Compare match timer (unit 0) module stop bit																																																															
b17	MSTPA17	12-bit A/D converter module stop bit																																																															

Table 2.5 Differences in Functions and Specifications (5)

Item		RX610 Group			RX630 Group		
Low power consumption functions	Registers/bits	<ul style="list-style-type: none"> Module stop control register A (MSTPCRA) 			<ul style="list-style-type: none"> Module stop control register A (MSTPCRA) 		
		b19	MSTPA19	D/A converter module stop bit	b19	MSTPA19	D/A converter module stop bit
		b20	MSTPA20	A/D converter (unit 3) module stop bit	b20	—	(Reserved bit)
		b21	MSTPA21	A/D converter (unit 2) module stop bit	b21	—	(Reserved bit)
		b22	MSTPA22	A/D converter (unit 1) module stop bit	b22	—	(Reserved bit)
		b23	MSTPA23	A/D converter (unit 0) module stop bit	b23	MSTPA23	10-bit A/D converter (unit 0) module stop bit
		b24	—	(Reserved bit)	b24	MSTPA24	module stop A24 bit
		b27	MSTPA27	Data transfer controller module stop bit	b27	MSTPA27	module stop A27 bit
		b28	MSTPA28	DMA controller module stop bit	b28	MSTPA28	DMA controller/ Data transfer controller module stop bit
		b29	—	(Reserved bit)	b29	MSTPA29	module stop A29 bit
		b31	ACSE	All-module clock stop mode enable bit	b31	ACSE	All-module clock stop mode enable bit
		<ul style="list-style-type: none"> Module stop control register B (MSTPCRB) 			<ul style="list-style-type: none"> Module stop control register B (MSTPCRB) 		
		b0	—	(Reserved bit)	b0	MSTPB0	CAN module 0 module stop bit
		b1	—	(Reserved bit)	b1	MSTPB1	CAN module 1 module stop bit
		b2	—	(Reserved bit)	b2	MSTPB2	CAN module 2 module stop bit
		b4	—	(Reserved bit)	b4	MSTPB4	Serial communications interface SCId module stop bit
		b8	—	(Reserved bit)	b8	MSTPB8	Temperature sensor module stop bit
		b16	—	(Reserved bit)	b16	MSTPB16	Serial peripheral interface 1 module stop bit
		b17	—	(Reserved bit)	b17	MSTPB17	Serial peripheral interface 0 module stop bit
		b19	—	(Reserved bit)	b19	MSTPB19	Universal serial bus interface (port 0) module stop bit
		b20	MSTPB20	I ² C bus interface 1 (unit 1) module stop bit	b20	MSTPB20	I ² C bus interface 1 module stop bit
		b21	MSTPB21	I ² C bus interface 0 (unit 0) module stop bit	b21	MSTPB21	I ² C bus interface 0 module stop bit
		b23	MSTPB23	CRC calculator module stop bit	b23	MSTPB23	CRC calculator module stop bit
		b24	—	(Reserved bit)	b24	MSTPB24	Serial communications interface 7 module stop bit
		b25	MSTPB25	Serial communications interface 6 module stop bit	b25	MSTPB25	Serial communications interface 6 module stop bit
		b26	MSTPB26	Serial communications interface 5 module stop bit	b26	MSTPB26	Serial communications interface 5 module stop bit
		b27	MSTPB27	Serial communications interface 4 module stop bit	b27	MSTPB27	Serial communications interface 4 module stop bit
		b28	MSTPB28	Serial communications interface 3 module stop bit	b28	MSTPB28	Serial communications interface 3 module stop bit
		b29	MSTPB29	Serial communications interface 2 module stop bit	b29	MSTPB29	Serial communications interface 2 module stop bit
		b30	MSTPB30	Serial communications interface 1 module stop bit	b30	MSTPB30	Serial communications interface 1 module stop bit
		b31	MSTPB31	Serial communications interface 0 module stop bit	b31	MSTPB31	Serial communications interface 0 module stop bit

Table 2.6 Differences in Functions and Specifications (6)

Item		RX610 Group			RX630 Group																																																																				
Low power consumption functions	Registers/bits	<ul style="list-style-type: none"> Module stop control register C (MSTPCRC) <table border="1"> <tr><td>b0</td><td>MSTPC0</td><td>RAM0 module stop bit</td></tr> <tr><td>b1</td><td>MSTPC1</td><td>RAM1 module stop bit</td></tr> <tr><td>b16</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b17</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b18</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b19</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b22</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b24</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b25</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b26</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b27</td><td>—</td><td>(Reserved bit)</td></tr> </table>			b0	MSTPC0	RAM0 module stop bit	b1	MSTPC1	RAM1 module stop bit	b16	—	(Reserved bit)	b17	—	(Reserved bit)	b18	—	(Reserved bit)	b19	—	(Reserved bit)	b22	—	(Reserved bit)	b24	—	(Reserved bit)	b25	—	(Reserved bit)	b26	—	(Reserved bit)	b27	—	(Reserved bit)	<ul style="list-style-type: none"> Module stop control register C (MSTPCRC) <table border="1"> <tr><td>b0</td><td>MSTPC0</td><td>RAM0 module stop bit</td></tr> <tr><td>b1</td><td>MSTPC1</td><td>RAM1 module stop bit</td></tr> <tr><td>b16</td><td>MSTPC16</td><td>I²C bus interface 3 module stop bit</td></tr> <tr><td>b17</td><td>MSTPC17</td><td>I²C bus interface 2 module stop bit</td></tr> <tr><td>b18</td><td>MSTPC18</td><td>IEBUS module stop bit</td></tr> <tr><td>b19</td><td>MSTPC19</td><td>Frequency measurement circuit module stop bit</td></tr> <tr><td>b22</td><td>MSTPC22</td><td>Serial peripheral interface 2 module stop bit</td></tr> <tr><td>b24</td><td>MSTPC24</td><td>Serial communications interface 11 module stop bit</td></tr> <tr><td>b25</td><td>MSTPC25</td><td>Serial communications interface 10 module stop bit</td></tr> <tr><td>b26</td><td>MSTPC26</td><td>Serial communications interface 9 module stop bit</td></tr> <tr><td>b27</td><td>MSTPC27</td><td>Serial communications interface 8 module stop bit</td></tr> </table>			b0	MSTPC0	RAM0 module stop bit	b1	MSTPC1	RAM1 module stop bit	b16	MSTPC16	I ² C bus interface 3 module stop bit	b17	MSTPC17	I ² C bus interface 2 module stop bit	b18	MSTPC18	IEBUS module stop bit	b19	MSTPC19	Frequency measurement circuit module stop bit	b22	MSTPC22	Serial peripheral interface 2 module stop bit	b24	MSTPC24	Serial communications interface 11 module stop bit	b25	MSTPC25	Serial communications interface 10 module stop bit	b26	MSTPC26	Serial communications interface 9 module stop bit	b27	MSTPC27	Serial communications interface 8 module stop bit
b0	MSTPC0	RAM0 module stop bit																																																																							
b1	MSTPC1	RAM1 module stop bit																																																																							
b16	—	(Reserved bit)																																																																							
b17	—	(Reserved bit)																																																																							
b18	—	(Reserved bit)																																																																							
b19	—	(Reserved bit)																																																																							
b22	—	(Reserved bit)																																																																							
b24	—	(Reserved bit)																																																																							
b25	—	(Reserved bit)																																																																							
b26	—	(Reserved bit)																																																																							
b27	—	(Reserved bit)																																																																							
b0	MSTPC0	RAM0 module stop bit																																																																							
b1	MSTPC1	RAM1 module stop bit																																																																							
b16	MSTPC16	I ² C bus interface 3 module stop bit																																																																							
b17	MSTPC17	I ² C bus interface 2 module stop bit																																																																							
b18	MSTPC18	IEBUS module stop bit																																																																							
b19	MSTPC19	Frequency measurement circuit module stop bit																																																																							
b22	MSTPC22	Serial peripheral interface 2 module stop bit																																																																							
b24	MSTPC24	Serial communications interface 11 module stop bit																																																																							
b25	MSTPC25	Serial communications interface 10 module stop bit																																																																							
b26	MSTPC26	Serial communications interface 9 module stop bit																																																																							
b27	MSTPC27	Serial communications interface 8 module stop bit																																																																							
—			<ul style="list-style-type: none"> Operating power control register (OPCCR) Sleep mode return clock source switching register (RSTCKCR) Sub-clock oscillator wait control register (SOSCWTCR) 																																																																						
<ul style="list-style-type: none"> Deep standby control register (DPSBYCR) <table border="1"> <tr><td>b0</td><td>RAMCUT0</td><td>On-chip RAM off 0 bit</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>RAMCUT1</td><td>On-chip RAM off 1 bit</td></tr> <tr><td>b5</td><td>RAMCUT2</td><td>On-chip RAM off 2 bit</td></tr> <tr><td>b6</td><td>IOKEEP</td><td>I/O port retention bit</td></tr> <tr><td>b7</td><td>DPSBY</td><td>Deep software standby bit</td></tr> </table> <ul style="list-style-type: none"> RAMCUT2 to RAMCUT0 000b: Power is supplied to the on-chip RAM (RAM0) and USB resume detecting unit in deep software standby mode. 111b: Power is not supplied to the on-chip RAM (RAM0) and USB resume detecting unit in deep software standby mode. 			b0	RAMCUT0	On-chip RAM off 0 bit	b1	—	(Reserved bit)	b4	RAMCUT1	On-chip RAM off 1 bit	b5	RAMCUT2	On-chip RAM off 2 bit	b6	IOKEEP	I/O port retention bit	b7	DPSBY	Deep software standby bit	<ul style="list-style-type: none"> Deep standby control register (DPSBYCR) <table border="1"> <tr><td>b0</td><td>DEEPCUT</td><td>Deep cut bits</td></tr> <tr><td>b1</td><td>[1:0]</td><td></td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>IOKEEP</td><td>I/O port retention bit</td></tr> <tr><td>b7</td><td>DPSBY</td><td>Deep software standby bit</td></tr> </table> <ul style="list-style-type: none"> DEEPCUT[1:0] 00b: Power is supplied to the RAM (RAM0) and USB resume detecting unit in deep software standby mode. 01b: Power is not supplied to the RAM (RAM0) and USB resume detecting unit in deep software standby mode. 10b: (Setting prohibited) 11b: Power is not supplied to the RAM (RAM0) and USB resume detecting unit in deep software standby mode. In addition, the LVD is stopped and the low power consumption function of the power-on reset circuit is enabled. 			b0	DEEPCUT	Deep cut bits	b1	[1:0]		b4	—	(Reserved bit)	b5	—	(Reserved bit)	b6	IOKEEP	I/O port retention bit	b7	DPSBY	Deep software standby bit																																
b0	RAMCUT0	On-chip RAM off 0 bit																																																																							
b1	—	(Reserved bit)																																																																							
b4	RAMCUT1	On-chip RAM off 1 bit																																																																							
b5	RAMCUT2	On-chip RAM off 2 bit																																																																							
b6	IOKEEP	I/O port retention bit																																																																							
b7	DPSBY	Deep software standby bit																																																																							
b0	DEEPCUT	Deep cut bits																																																																							
b1	[1:0]																																																																								
b4	—	(Reserved bit)																																																																							
b5	—	(Reserved bit)																																																																							
b6	IOKEEP	I/O port retention bit																																																																							
b7	DPSBY	Deep software standby bit																																																																							
<ul style="list-style-type: none"> Deep standby wait control register (DPSWCR) DPSWCR.WTSTS[5:0] <ul style="list-style-type: none"> 00101b: Waiting time = 64 cycles 00110b: Waiting time = 512 cycles 00111b: Waiting time = 1024 cycles 01000b: Waiting time = 2048 cycles 01001b: Waiting time = 4096 cycles 01010b: Waiting time = 16384 cycles 01011b: Waiting time = 32768 cycles 01100b: Waiting time = 65536 cycles 01101b: Waiting time = 131072 cycles 01110b: Waiting time = 262144 cycles 01111b: Waiting time = 524288 cycles 			— (LOCO return)																																																																						

Table 2.7 Differences in Functions and Specifications (7)

Item		RX610 Group			RX630 Group																																																		
Low power consumption functions	Registers/bits	<ul style="list-style-type: none"> Deep standby interrupt enable register (DPSIER) <table border="1"> <tr><td>b0</td><td>DIRQ0E</td><td>IRQ0 pin enable bit</td></tr> <tr><td>b1</td><td>DIRQ1E</td><td>IRQ1 pin enable bit</td></tr> <tr><td>b2</td><td>DIRQ2E</td><td>IRQ2 pin enable bit</td></tr> <tr><td>b3</td><td>DIRQ3E</td><td>IRQ3 pin enable bit</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>DNMIE</td><td>NMI pin enable bit</td></tr> </table>			b0	DIRQ0E	IRQ0 pin enable bit	b1	DIRQ1E	IRQ1 pin enable bit	b2	DIRQ2E	IRQ2 pin enable bit	b3	DIRQ3E	IRQ3 pin enable bit	b4	—	(Reserved bit)	b5	—	(Reserved bit)	b6	—	(Reserved bit)	b7	DNMIE	NMI pin enable bit	<ul style="list-style-type: none"> Deep standby interrupt enable register 0 (DPSIER0) <table border="1"> <tr><td>b0</td><td>DIRQ0E</td><td>IRQ0-DS pin enable bit</td></tr> <tr><td>b1</td><td>DIRQ1E</td><td>IRQ1-DS pin enable bit</td></tr> <tr><td>b2</td><td>DIRQ2E</td><td>IRQ2-DS pin enable bit</td></tr> <tr><td>b3</td><td>DIRQ3E</td><td>IRQ3-DS pin enable bit</td></tr> <tr><td>b4</td><td>DIRQ4E</td><td>IRQ4-DS pin enable bit</td></tr> <tr><td>b5</td><td>DIRQ5E</td><td>IRQ5-DS pin enable bit</td></tr> <tr><td>b6</td><td>DIRQ6E</td><td>IRQ6-DS pin enable bit</td></tr> <tr><td>b7</td><td>DIRQ7E</td><td>IRQ7-DS pin enable bit</td></tr> </table>			b0	DIRQ0E	IRQ0-DS pin enable bit	b1	DIRQ1E	IRQ1-DS pin enable bit	b2	DIRQ2E	IRQ2-DS pin enable bit	b3	DIRQ3E	IRQ3-DS pin enable bit	b4	DIRQ4E	IRQ4-DS pin enable bit	b5	DIRQ5E	IRQ5-DS pin enable bit	b6	DIRQ6E	IRQ6-DS pin enable bit	b7	DIRQ7E	IRQ7-DS pin enable bit
b0	DIRQ0E	IRQ0 pin enable bit																																																					
b1	DIRQ1E	IRQ1 pin enable bit																																																					
b2	DIRQ2E	IRQ2 pin enable bit																																																					
b3	DIRQ3E	IRQ3 pin enable bit																																																					
b4	—	(Reserved bit)																																																					
b5	—	(Reserved bit)																																																					
b6	—	(Reserved bit)																																																					
b7	DNMIE	NMI pin enable bit																																																					
b0	DIRQ0E	IRQ0-DS pin enable bit																																																					
b1	DIRQ1E	IRQ1-DS pin enable bit																																																					
b2	DIRQ2E	IRQ2-DS pin enable bit																																																					
b3	DIRQ3E	IRQ3-DS pin enable bit																																																					
b4	DIRQ4E	IRQ4-DS pin enable bit																																																					
b5	DIRQ5E	IRQ5-DS pin enable bit																																																					
b6	DIRQ6E	IRQ6-DS pin enable bit																																																					
b7	DIRQ7E	IRQ7-DS pin enable bit																																																					
			<ul style="list-style-type: none"> Deep standby interrupt enable register 2 (DPSIER2) <table border="1"> <tr><td>b0</td><td>DLVD1IE</td><td>LVD1 deep standby cancel signal enable bit</td></tr> <tr><td>b1</td><td>DLVD2IE</td><td>LVD2 deep standby cancel signal enable bit</td></tr> <tr><td>b2</td><td>DRTCIIIE</td><td>RTC interval interrupt deep standby cancel signal enable bit</td></tr> <tr><td>b3</td><td>DRTCAIE</td><td>RTC alarm interrupt deep standby cancel signal enable bit</td></tr> <tr><td>b4</td><td>DNMIE</td><td>NMI pin enable bit</td></tr> <tr><td>b5</td><td>DRIICDIE</td><td>SDA2-DS deep standby cancel signal enable bit</td></tr> <tr><td>b6</td><td>DRIICCIE</td><td>SCL2-DS deep standby cancel signal enable bit</td></tr> <tr><td>b7</td><td>DUSBIE</td><td>USB suspend/resume deep standby cancel signal enable bit</td></tr> </table>			b0	DLVD1IE	LVD1 deep standby cancel signal enable bit	b1	DLVD2IE	LVD2 deep standby cancel signal enable bit	b2	DRTCIIIE	RTC interval interrupt deep standby cancel signal enable bit	b3	DRTCAIE	RTC alarm interrupt deep standby cancel signal enable bit	b4	DNMIE	NMI pin enable bit	b5	DRIICDIE	SDA2-DS deep standby cancel signal enable bit	b6	DRIICCIE	SCL2-DS deep standby cancel signal enable bit	b7	DUSBIE	USB suspend/resume deep standby cancel signal enable bit																										
b0	DLVD1IE	LVD1 deep standby cancel signal enable bit																																																					
b1	DLVD2IE	LVD2 deep standby cancel signal enable bit																																																					
b2	DRTCIIIE	RTC interval interrupt deep standby cancel signal enable bit																																																					
b3	DRTCAIE	RTC alarm interrupt deep standby cancel signal enable bit																																																					
b4	DNMIE	NMI pin enable bit																																																					
b5	DRIICDIE	SDA2-DS deep standby cancel signal enable bit																																																					
b6	DRIICCIE	SCL2-DS deep standby cancel signal enable bit																																																					
b7	DUSBIE	USB suspend/resume deep standby cancel signal enable bit																																																					
—			<ul style="list-style-type: none"> Deep standby interrupt enable register 1 (DPSIER1) 																																																				
			<ul style="list-style-type: none"> Deep standby interrupt enable register 3 (DPSIER3) 																																																				
<ul style="list-style-type: none"> Deep standby interrupt flag register (DPSIFR) <table border="1"> <tr><td>b0</td><td>DIRQ0F</td><td>IRQ0 deep standby cancel flag</td></tr> <tr><td>b1</td><td>DIRQ1F</td><td>IRQ1 deep standby cancel flag</td></tr> <tr><td>b2</td><td>DIRQ2F</td><td>IRQ2 deep standby cancel flag</td></tr> <tr><td>b3</td><td>DIRQ3F</td><td>IRQ3 deep standby cancel flag</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>DNMIF</td><td>NMI deep standby cancel flag</td></tr> </table>			b0	DIRQ0F	IRQ0 deep standby cancel flag	b1	DIRQ1F	IRQ1 deep standby cancel flag	b2	DIRQ2F	IRQ2 deep standby cancel flag	b3	DIRQ3F	IRQ3 deep standby cancel flag	b4	—	(Reserved bit)	b5	—	(Reserved bit)	b6	—	(Reserved bit)	b7	DNMIF	NMI deep standby cancel flag	<ul style="list-style-type: none"> Deep standby interrupt flag register 0 (DPSIFR0) <table border="1"> <tr><td>b0</td><td>DIRQ0F</td><td>IRQ0-DS deep standby cancel flag</td></tr> <tr><td>b1</td><td>DIRQ1F</td><td>IRQ1-DS deep standby cancel flag</td></tr> <tr><td>b2</td><td>DIRQ2F</td><td>IRQ2-DS deep standby cancel flag</td></tr> <tr><td>b3</td><td>DIRQ3F</td><td>IRQ3-DS deep standby cancel flag</td></tr> <tr><td>b4</td><td>DIRQ4F</td><td>IRQ4-DS deep standby cancel flag</td></tr> <tr><td>b5</td><td>DIRQ5F</td><td>IRQ5-DS deep standby cancel flag</td></tr> <tr><td>b6</td><td>DIRQ6F</td><td>IRQ6-DS deep standby cancel flag</td></tr> <tr><td>b7</td><td>DIRQ7F</td><td>IRQ7-DS deep standby cancel flag</td></tr> </table>			b0	DIRQ0F	IRQ0-DS deep standby cancel flag	b1	DIRQ1F	IRQ1-DS deep standby cancel flag	b2	DIRQ2F	IRQ2-DS deep standby cancel flag	b3	DIRQ3F	IRQ3-DS deep standby cancel flag	b4	DIRQ4F	IRQ4-DS deep standby cancel flag	b5	DIRQ5F	IRQ5-DS deep standby cancel flag	b6	DIRQ6F	IRQ6-DS deep standby cancel flag	b7	DIRQ7F	IRQ7-DS deep standby cancel flag		
b0	DIRQ0F	IRQ0 deep standby cancel flag																																																					
b1	DIRQ1F	IRQ1 deep standby cancel flag																																																					
b2	DIRQ2F	IRQ2 deep standby cancel flag																																																					
b3	DIRQ3F	IRQ3 deep standby cancel flag																																																					
b4	—	(Reserved bit)																																																					
b5	—	(Reserved bit)																																																					
b6	—	(Reserved bit)																																																					
b7	DNMIF	NMI deep standby cancel flag																																																					
b0	DIRQ0F	IRQ0-DS deep standby cancel flag																																																					
b1	DIRQ1F	IRQ1-DS deep standby cancel flag																																																					
b2	DIRQ2F	IRQ2-DS deep standby cancel flag																																																					
b3	DIRQ3F	IRQ3-DS deep standby cancel flag																																																					
b4	DIRQ4F	IRQ4-DS deep standby cancel flag																																																					
b5	DIRQ5F	IRQ5-DS deep standby cancel flag																																																					
b6	DIRQ6F	IRQ6-DS deep standby cancel flag																																																					
b7	DIRQ7F	IRQ7-DS deep standby cancel flag																																																					
			<ul style="list-style-type: none"> Deep standby interrupt flag register 2 (DPSIFR2) <table border="1"> <tr><td>b0</td><td>DLVD1IF</td><td>LVD1 deep standby cancel flag</td></tr> <tr><td>b1</td><td>DLVD2IF</td><td>LVD2 deep standby cancel flag</td></tr> <tr><td>b2</td><td>DRTCIIIF</td><td>RTC interval interrupt deep standby cancel flag</td></tr> <tr><td>b3</td><td>DRTCAIF</td><td>RTC alarm interrupt deep standby cancel flag</td></tr> <tr><td>b4</td><td>DNMIF</td><td>NMI deep standby cancel flag</td></tr> <tr><td>b5</td><td>DRIICDIF</td><td>SDA2-DS deep standby cancel flag</td></tr> <tr><td>b6</td><td>DRIICCIF</td><td>SCL2-DS deep standby cancel flag</td></tr> <tr><td>b7</td><td>DUSBIF</td><td>USB suspend/resume deep standby cancel flag</td></tr> </table>			b0	DLVD1IF	LVD1 deep standby cancel flag	b1	DLVD2IF	LVD2 deep standby cancel flag	b2	DRTCIIIF	RTC interval interrupt deep standby cancel flag	b3	DRTCAIF	RTC alarm interrupt deep standby cancel flag	b4	DNMIF	NMI deep standby cancel flag	b5	DRIICDIF	SDA2-DS deep standby cancel flag	b6	DRIICCIF	SCL2-DS deep standby cancel flag	b7	DUSBIF	USB suspend/resume deep standby cancel flag																										
b0	DLVD1IF	LVD1 deep standby cancel flag																																																					
b1	DLVD2IF	LVD2 deep standby cancel flag																																																					
b2	DRTCIIIF	RTC interval interrupt deep standby cancel flag																																																					
b3	DRTCAIF	RTC alarm interrupt deep standby cancel flag																																																					
b4	DNMIF	NMI deep standby cancel flag																																																					
b5	DRIICDIF	SDA2-DS deep standby cancel flag																																																					
b6	DRIICCIF	SCL2-DS deep standby cancel flag																																																					
b7	DUSBIF	USB suspend/resume deep standby cancel flag																																																					

Table 2.8 Differences in Functions and Specifications (8)

Item		RX610 Group			RX630 Group																																																																											
Low power consumption functions	Registers/bits	—			<ul style="list-style-type: none"> Deep standby interrupt flag register 1 (DPSIFR1) 																																																																											
		<ul style="list-style-type: none"> Deep standby interrupt edge register (DPSIEGR) 			<ul style="list-style-type: none"> Deep standby interrupt flag register 3 (DPSIFR3) 																																																																											
		<table border="1"> <tr><td>b0</td><td>DIRQ0EG</td><td>IRQ0 edge select bit</td></tr> <tr><td>b1</td><td>DIRQ1EG</td><td>IRQ1 edge select bit</td></tr> <tr><td>b2</td><td>DIRQ2EG</td><td>IRQ2 edge select bit</td></tr> <tr><td>b3</td><td>DIRQ3EG</td><td>IRQ3 edge select bit</td></tr> <tr><td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>DNMIEG</td><td>NMI edge select bit</td></tr> </table>			b0	DIRQ0EG	IRQ0 edge select bit	b1	DIRQ1EG	IRQ1 edge select bit	b2	DIRQ2EG	IRQ2 edge select bit	b3	DIRQ3EG	IRQ3 edge select bit	b4	—	(Reserved bit)	b5	—	(Reserved bit)	b6	—	(Reserved bit)	b7	DNMIEG	NMI edge select bit	<ul style="list-style-type: none"> Deep standby interrupt edge register 0 (DPSIEGR0) 																																																			
b0	DIRQ0EG	IRQ0 edge select bit																																																																														
b1	DIRQ1EG	IRQ1 edge select bit																																																																														
b2	DIRQ2EG	IRQ2 edge select bit																																																																														
b3	DIRQ3EG	IRQ3 edge select bit																																																																														
b4	—	(Reserved bit)																																																																														
b5	—	(Reserved bit)																																																																														
b6	—	(Reserved bit)																																																																														
b7	DNMIEG	NMI edge select bit																																																																														
<table border="1"> <tr><td>b0</td><td>DIRQ0EG</td><td>IRQ0-DS pin edge select bit</td></tr> <tr><td>b1</td><td>DIRQ1EG</td><td>IRQ1-DS pin edge select bit</td></tr> <tr><td>b2</td><td>DIRQ2EG</td><td>IRQ2-DS pin edge select bit</td></tr> <tr><td>b3</td><td>DIRQ3EG</td><td>IRQ3-DS pin edge select bit</td></tr> <tr><td>b4</td><td>DIRQ4EG</td><td>IRQ4-DS pin edge select bit</td></tr> <tr><td>b5</td><td>DIRQ5EG</td><td>IRQ5-DS pin edge select bit</td></tr> <tr><td>b6</td><td>DIRQ6EG</td><td>IRQ6-DS pin edge select bit</td></tr> <tr><td>b7</td><td>DIRQ7EG</td><td>IRQ7-DS pin edge select bit</td></tr> </table>			b0	DIRQ0EG	IRQ0-DS pin edge select bit	b1	DIRQ1EG	IRQ1-DS pin edge select bit	b2	DIRQ2EG	IRQ2-DS pin edge select bit	b3	DIRQ3EG	IRQ3-DS pin edge select bit	b4	DIRQ4EG	IRQ4-DS pin edge select bit	b5	DIRQ5EG	IRQ5-DS pin edge select bit	b6	DIRQ6EG	IRQ6-DS pin edge select bit	b7	DIRQ7EG	IRQ7-DS pin edge select bit	<ul style="list-style-type: none"> Deep standby interrupt edge register 2 (DPSIEGR 2) 																																																					
b0	DIRQ0EG	IRQ0-DS pin edge select bit																																																																														
b1	DIRQ1EG	IRQ1-DS pin edge select bit																																																																														
b2	DIRQ2EG	IRQ2-DS pin edge select bit																																																																														
b3	DIRQ3EG	IRQ3-DS pin edge select bit																																																																														
b4	DIRQ4EG	IRQ4-DS pin edge select bit																																																																														
b5	DIRQ5EG	IRQ5-DS pin edge select bit																																																																														
b6	DIRQ6EG	IRQ6-DS pin edge select bit																																																																														
b7	DIRQ7EG	IRQ7-DS pin edge select bit																																																																														
—			<table border="1"> <tr><td>b0</td><td>DLVD1EG</td><td>LVD1 edge select bit</td></tr> <tr><td>b1</td><td>DLVD2EG</td><td>LVD2 edge select bit</td></tr> <tr><td>b4</td><td>DNMIEG</td><td>NMI edge select bit</td></tr> <tr><td>b5</td><td>DRIICDEG</td><td>SDA2-DS edge select bit</td></tr> <tr><td>b6</td><td>DRIICCEG</td><td>SCL2-DS edge select bit</td></tr> </table>			b0	DLVD1EG	LVD1 edge select bit	b1	DLVD2EG	LVD2 edge select bit	b4	DNMIEG	NMI edge select bit	b5	DRIICDEG	SDA2-DS edge select bit	b6	DRIICCEG	SCL2-DS edge select bit	<ul style="list-style-type: none"> Deep standby interrupt edge register 1 (DPSIEGR1) 																																																											
b0	DLVD1EG	LVD1 edge select bit																																																																														
b1	DLVD2EG	LVD2 edge select bit																																																																														
b4	DNMIEG	NMI edge select bit																																																																														
b5	DRIICDEG	SDA2-DS edge select bit																																																																														
b6	DRIICCEG	SCL2-DS edge select bit																																																																														
—			<ul style="list-style-type: none"> Deep standby interrupt edge register 3 (DPSIEGR3) 			<ul style="list-style-type: none"> Deep standby interrupt edge register 1 (DPSIEGR1) 																																																																										
—			<ul style="list-style-type: none"> Specification overview 			<table border="1"> <tr><td>Battery backup power supplied to</td><td>Sub-clock oscillator</td></tr> <tr><td></td><td>Realtime clock</td></tr> </table>			Battery backup power supplied to	Sub-clock oscillator		Realtime clock																																																																				
Battery backup power supplied to	Sub-clock oscillator																																																																															
	Realtime clock																																																																															
—			<ul style="list-style-type: none"> Protect register (PRCR) 			<ul style="list-style-type: none"> Protect register (PRCR) 																																																																										
Interrupt controller	Functions	<ul style="list-style-type: none"> Peripheral function interrupts 			<ul style="list-style-type: none"> Peripheral function interrupts 			<ul style="list-style-type: none"> Peripheral function interrupts 																																																																								
		<table border="1"> <tr><td>Interrupts</td><td>Interrupts from peripheral modules</td></tr> <tr><td>Sources</td><td>116</td></tr> <tr><td>Interrupt detection</td><td>Edge detection/level detection</td></tr> </table>			Interrupts	Interrupts from peripheral modules	Sources	116	Interrupt detection	Edge detection/level detection	<table border="1"> <tr><td>Interrupts</td><td>Interrupts from peripheral modules</td></tr> <tr><td>Sources</td><td>180</td></tr> <tr><td>Interrupt detection</td><td>Edge detection/level detection</td></tr> </table>			Interrupts	Interrupts from peripheral modules	Sources	180	Interrupt detection	Edge detection/level detection	<table border="1"> <tr><td>Interrupts</td><td>Interrupts from peripheral modules</td></tr> <tr><td>Sources</td><td>180</td></tr> <tr><td>Interrupt detection</td><td>Edge detection/level detection</td></tr> </table>			Interrupts	Interrupts from peripheral modules	Sources	180	Interrupt detection	Edge detection/level detection																																																				
Interrupts	Interrupts from peripheral modules																																																																															
Sources	116																																																																															
Interrupt detection	Edge detection/level detection																																																																															
Interrupts	Interrupts from peripheral modules																																																																															
Sources	180																																																																															
Interrupt detection	Edge detection/level detection																																																																															
Interrupts	Interrupts from peripheral modules																																																																															
Sources	180																																																																															
Interrupt detection	Edge detection/level detection																																																																															
—			<ul style="list-style-type: none"> Group function interrupts 			<ul style="list-style-type: none"> Group function interrupts 																																																																										
<table border="1"> <tr><td>Edge detection</td><td>7 (groups 0 to 6)</td></tr> <tr><td>Level detection</td><td>1 (group 12)</td></tr> </table>			Edge detection	7 (groups 0 to 6)	Level detection	1 (group 12)	<table border="1"> <tr><td>Edge detection</td><td>7 (groups 0 to 6)</td></tr> <tr><td>Level detection</td><td>1 (group 12)</td></tr> </table>			Edge detection	7 (groups 0 to 6)	Level detection	1 (group 12)	<table border="1"> <tr><td>Edge detection</td><td>7 (groups 0 to 6)</td></tr> <tr><td>Level detection</td><td>1 (group 12)</td></tr> </table>			Edge detection	7 (groups 0 to 6)	Level detection	1 (group 12)																																																												
Edge detection	7 (groups 0 to 6)																																																																															
Level detection	1 (group 12)																																																																															
Edge detection	7 (groups 0 to 6)																																																																															
Level detection	1 (group 12)																																																																															
Edge detection	7 (groups 0 to 6)																																																																															
Level detection	1 (group 12)																																																																															
—			<ul style="list-style-type: none"> Unit selection function 			<ul style="list-style-type: none"> Unit selection function 																																																																										
<table border="1"> <tr><td>Units</td><td>6</td></tr> </table>			Units	6	<table border="1"> <tr><td>Units</td><td>6</td></tr> </table>			Units	6	<table border="1"> <tr><td>Units</td><td>6</td></tr> </table>			Units	6																																																																		
Units	6																																																																															
Units	6																																																																															
Units	6																																																																															
<ul style="list-style-type: none"> Non-maskable interrupts 			<ul style="list-style-type: none"> Non-maskable interrupts 			<ul style="list-style-type: none"> Non-maskable interrupts 																																																																										
<table border="1"> <tr><td>Interrupt types</td><td>NMI pin interrupt</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> </table>			Interrupt types	NMI pin interrupt		—		—		—		—		—	<table border="1"> <tr><td>Interrupt types</td><td>NMI pin interrupt</td></tr> <tr><td></td><td>Digital filter function: Supported</td></tr> <tr><td></td><td>Oscillation stop detection</td></tr> <tr><td></td><td>WDT underflow/ refresh error</td></tr> <tr><td></td><td>IWDT underflow/ refresh error</td></tr> <tr><td></td><td>Voltage-monitoring 1 interrupt</td></tr> <tr><td></td><td>Voltage-monitoring 2 interrupt</td></tr> </table>			Interrupt types	NMI pin interrupt		Digital filter function: Supported		Oscillation stop detection		WDT underflow/ refresh error		IWDT underflow/ refresh error		Voltage-monitoring 1 interrupt		Voltage-monitoring 2 interrupt	<table border="1"> <tr><td>Interrupt types</td><td>NMI pin interrupt</td></tr> <tr><td></td><td>Digital filter function: Supported</td></tr> <tr><td></td><td>Oscillation stop detection</td></tr> <tr><td></td><td>WDT underflow/ refresh error</td></tr> <tr><td></td><td>IWDT underflow/ refresh error</td></tr> <tr><td></td><td>Voltage-monitoring 1 interrupt</td></tr> <tr><td></td><td>Voltage-monitoring 2 interrupt</td></tr> </table>			Interrupt types	NMI pin interrupt		Digital filter function: Supported		Oscillation stop detection		WDT underflow/ refresh error		IWDT underflow/ refresh error		Voltage-monitoring 1 interrupt		Voltage-monitoring 2 interrupt																																
Interrupt types	NMI pin interrupt																																																																															
	—																																																																															
	—																																																																															
	—																																																																															
	—																																																																															
	—																																																																															
Interrupt types	NMI pin interrupt																																																																															
	Digital filter function: Supported																																																																															
	Oscillation stop detection																																																																															
	WDT underflow/ refresh error																																																																															
	IWDT underflow/ refresh error																																																																															
	Voltage-monitoring 1 interrupt																																																																															
	Voltage-monitoring 2 interrupt																																																																															
Interrupt types	NMI pin interrupt																																																																															
	Digital filter function: Supported																																																																															
	Oscillation stop detection																																																																															
	WDT underflow/ refresh error																																																																															
	IWDT underflow/ refresh error																																																																															
	Voltage-monitoring 1 interrupt																																																																															
	Voltage-monitoring 2 interrupt																																																																															
—			<ul style="list-style-type: none"> Return from power-down modes 			<ul style="list-style-type: none"> Return from power-down modes 																																																																										
<table border="1"> <tr><td>Sleep mode</td><td>Non-maskable interrupts</td></tr> <tr><td></td><td>All interrupt sources</td></tr> <tr><td>All-module clock stop mode</td><td>Non-maskable interrupts</td></tr> <tr><td></td><td>IRQ0 to IRQ15 interrupts</td></tr> <tr><td></td><td>WDT interrupts</td></tr> <tr><td></td><td>TMR interrupts</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td>Software standby mode</td><td>Non-maskable interrupts</td></tr> <tr><td></td><td>IRQ0 to IRQ15 interrupts</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> </table>			Sleep mode	Non-maskable interrupts		All interrupt sources	All-module clock stop mode	Non-maskable interrupts		IRQ0 to IRQ15 interrupts		WDT interrupts		TMR interrupts		—		—	Software standby mode	Non-maskable interrupts		IRQ0 to IRQ15 interrupts		—		—	<table border="1"> <tr><td>Sleep mode</td><td>Non-maskable interrupts</td></tr> <tr><td></td><td>All interrupt sources</td></tr> <tr><td>All-module clock stop mode</td><td>Non-maskable interrupts</td></tr> <tr><td></td><td>IRQ0 to IRQ15 interrupts</td></tr> <tr><td></td><td>— (WDT: Non-maskable interrupts)</td></tr> <tr><td></td><td>TMR interrupts</td></tr> <tr><td></td><td>USB resume interrupts</td></tr> <tr><td></td><td>RTC alarm/periodic interrupts</td></tr> <tr><td>Software standby mode</td><td>Non-maskable interrupts</td></tr> <tr><td></td><td>IRQ0 to IRQ15 interrupts</td></tr> <tr><td></td><td>USB resume interrupts</td></tr> <tr><td></td><td>RTC alarm/periodic interrupts</td></tr> </table>			Sleep mode	Non-maskable interrupts		All interrupt sources	All-module clock stop mode	Non-maskable interrupts		IRQ0 to IRQ15 interrupts		— (WDT: Non-maskable interrupts)		TMR interrupts		USB resume interrupts		RTC alarm/periodic interrupts	Software standby mode	Non-maskable interrupts		IRQ0 to IRQ15 interrupts		USB resume interrupts		RTC alarm/periodic interrupts	<table border="1"> <tr><td>Sleep mode</td><td>Non-maskable interrupts</td></tr> <tr><td></td><td>All interrupt sources</td></tr> <tr><td>All-module clock stop mode</td><td>Non-maskable interrupts</td></tr> <tr><td></td><td>IRQ0 to IRQ15 interrupts</td></tr> <tr><td></td><td>— (WDT: Non-maskable interrupts)</td></tr> <tr><td></td><td>TMR interrupts</td></tr> <tr><td></td><td>USB resume interrupts</td></tr> <tr><td></td><td>RTC alarm/periodic interrupts</td></tr> <tr><td>Software standby mode</td><td>Non-maskable interrupts</td></tr> <tr><td></td><td>IRQ0 to IRQ15 interrupts</td></tr> <tr><td></td><td>USB resume interrupts</td></tr> <tr><td></td><td>RTC alarm/periodic interrupts</td></tr> </table>			Sleep mode	Non-maskable interrupts		All interrupt sources	All-module clock stop mode	Non-maskable interrupts		IRQ0 to IRQ15 interrupts		— (WDT: Non-maskable interrupts)		TMR interrupts		USB resume interrupts		RTC alarm/periodic interrupts	Software standby mode	Non-maskable interrupts		IRQ0 to IRQ15 interrupts		USB resume interrupts		RTC alarm/periodic interrupts
Sleep mode	Non-maskable interrupts																																																																															
	All interrupt sources																																																																															
All-module clock stop mode	Non-maskable interrupts																																																																															
	IRQ0 to IRQ15 interrupts																																																																															
	WDT interrupts																																																																															
	TMR interrupts																																																																															
	—																																																																															
	—																																																																															
Software standby mode	Non-maskable interrupts																																																																															
	IRQ0 to IRQ15 interrupts																																																																															
	—																																																																															
	—																																																																															
Sleep mode	Non-maskable interrupts																																																																															
	All interrupt sources																																																																															
All-module clock stop mode	Non-maskable interrupts																																																																															
	IRQ0 to IRQ15 interrupts																																																																															
	— (WDT: Non-maskable interrupts)																																																																															
	TMR interrupts																																																																															
	USB resume interrupts																																																																															
	RTC alarm/periodic interrupts																																																																															
Software standby mode	Non-maskable interrupts																																																																															
	IRQ0 to IRQ15 interrupts																																																																															
	USB resume interrupts																																																																															
	RTC alarm/periodic interrupts																																																																															
Sleep mode	Non-maskable interrupts																																																																															
	All interrupt sources																																																																															
All-module clock stop mode	Non-maskable interrupts																																																																															
	IRQ0 to IRQ15 interrupts																																																																															
	— (WDT: Non-maskable interrupts)																																																																															
	TMR interrupts																																																																															
	USB resume interrupts																																																																															
	RTC alarm/periodic interrupts																																																																															
Software standby mode	Non-maskable interrupts																																																																															
	IRQ0 to IRQ15 interrupts																																																																															
	USB resume interrupts																																																																															
	RTC alarm/periodic interrupts																																																																															

Table 2.9 Differences in Functions and Specifications (9)

Item		RX610 Group					RX630 Group				
Interrupt controller	Vector table	• Vector table (1/4)					• Vector table (1/4)				
		No	Interrupt	Name	DTCER	IPR	No	Interrupt	Name	DTCER	IPR
Interrupt controller	Vector table	0	—	(Reserved)	—	—	0	—	Unconditional trap (dedicated)	—	—
		1	—	(Reserved)	—	—	1	—	Unconditional trap (dedicated)	—	—
		2	—	(Reserved)	—	—	2	—	Unconditional trap (dedicated)	—	—
		3	—	(Reserved)	—	—	3	—	Unconditional trap (dedicated)	—	—
		4	—	(Reserved)	—	—	4	—	Unconditional trap (dedicated)	—	—
		5	—	(Reserved)	—	—	5	—	Unconditional trap (dedicated)	—	—
		6	—	(Reserved)	—	—	6	—	Unconditional trap (dedicated)	—	—
		7	—	(Reserved)	—	—	7	—	Unconditional trap (dedicated)	—	—
		8	—	(Reserved)	—	—	8	—	Unconditional trap (dedicated)	—	—
		9	—	(Reserved)	—	—	9	—	Unconditional trap (dedicated)	—	—
		10	—	(Reserved)	—	—	10	—	Unconditional trap (dedicated)	—	—
		11	—	(Reserved)	—	—	11	—	Unconditional trap (dedicated)	—	—
		12	—	(Reserved)	—	—	12	—	Unconditional trap (dedicated)	—	—
		13	—	(Reserved)	—	—	13	—	Unconditional trap (dedicated)	—	—
		14	—	(Reserved)	—	—	14	—	Unconditional trap (dedicated)	—	—
		15	—	(Reserved)	—	—	15	—	Unconditional trap (dedicated)	—	—
		16	Bus error	BUSERR	—	00	16	BSC	BUSERR	—	000
		21	FCU	FIFERR	—	01	21	FCU	FIFERR	—	001
		23		FRDYI	—	02	23		FRDYI	—	002
		27	—	(Reserved)	—	—	27	ICU	SWINT	027	003
		28	CMT unit 0	CMI0	028	04	28	CMT0	CMI0	028	004
		29	CMT unit 1	CMI1	029	05	29	CMT1	CMI1	029	005
		30		CMI2	030	06	30	CMT2	CMI2	030	006
		31		CMI3	031	07	31	CMT3	CMI3	031	007
		33	—	(Reserved)	—	—	33	USB0	D0FIFO0	033	033
		34	—	(Reserved)	—	—	34		D1FIFO0	034	034
		35	—	(Reserved)	—	—	35		USB10	—	035
		39	—	(Reserved)	—	—	39	RSPI0	SPRI0	039	039
		40	—	(Reserved)	—	—	40		SPTI0	040	
		41	—	(Reserved)	—	—	41		SPII0	—	
		45	—	(Reserved)	—	—	42	RSPI1	SPRI1	042	042
		46	—	(Reserved)	—	—	43		SPTI1	043	
		47	—	(Reserved)	—	—	44		SPII1	—	
		48	—	(Reserved)	—	—	45	RSPI2	SPRI2	045	045
		49	—	(Reserved)	—	—	46		SPTI2	046	
		50	—	(Reserved)	—	—	47		SPII2	—	
		51	—	(Reserved)	—	—	48	CAN0	RXF0	—	048
		52	—	(Reserved)	—	—	49		TXF0	—	
		53	—	(Reserved)	—	—	50		RXM0	—	
		54	—	(Reserved)	—	—	51		TXM0	—	
		55	—	(Reserved)	—	—	52	CAN1	RXF1	—	052
		56	—	(Reserved)	—	—	53		TXF1	—	
		57	—	(Reserved)	—	—	54		RXM1	—	
		58	—	(Reserved)	—	—	55		TXM1	—	
		59	—	(Reserved)	—	—	56	CAN2	RXF2	—	056
		60	—	(Reserved)	—	—	57		TXF2	—	
		61	External pin	IRQ0	064	20	58		RXM2	—	
		62		IRQ1	065	21	59		TXM2	—	
		63		IRQ2	066	22	60	RTC	RTC	CUP	—
		64		IRQ3	067	23	61		IRQ0	064	064
		65		IRQ4	068	24	62		IRQ1	065	065
		66		IRQ5	069	25	63		IRQ2	066	066
		67		IRQ6	070	26	64		IRQ3	067	067
		68		IRQ7	071	27	65		IRQ4	068	068
		69		IRQ8	072	28	66		IRQ5	069	069
		70		IRQ9	073	29	67		IRQ6	070	070
		71		IRQ10	074	2A	68		IRQ7	071	071
		72		IRQ11	075	2B	69		IRQ8	072	072
		73		IRQ12	076	2C	70		IRQ9	073	073
		74		IRQ13	077	2D	71		IRQ10	074	074
		75		IRQ14	078	2E	72		IRQ11	075	075
		76		IRQ15	079	2F	73		IRQ12	076	076
		77					74		IRQ13	077	077
		78					75		IRQ14	078	078
		79					76		IRQ15	079	079
		90	—	(Reserved)	—	—	77			—	090
		90	USB				78		USBRO	—	090

Table 2.10 Differences in Functions and Specifications (10)

Item		RX610 Group					RX630 Group				
Interrupt controller	Vector table	• Vector table (2/4)					• Vector table (2/4)				
		No	Interrupt	Name	DTCER	IPR	No	Interrupt	Name	DTCER	IPR
92	—	—	(Reserved)	—	—	92	RTC	ALM	—	092	
93	—	—	(Reserved)	—	—	93	—	PRD	—	093	
96	WDT	WOVI	—	40		96	—	(Reserved)	—	—	
98	AD0	ADI0	098	44		98	AD	ADI0	098	098	
99	AD1	ADI1	099	45		99	—	(Reserved)	—	—	
100	AD2	ADI2	100	46		100	—	(Reserved)	—	—	
101	AD3	ADI3	101	47		101	—	(Reserved)	—	—	
102	—	(Reserved)	—	—		102	S12AD	S12ADI0	102	102	
104	TPU0	TGI0A	104	—	4C	104	—	(Reserved)	—	—	
105		TGI0B	105	—		105	—	(Reserved)	—	—	
106		TGI0C	106	—		106	ICU	GROUP0	—	106	
107		TGI0D	107	—		107		GROUP1	—	107	
108		TGI0V	—	4D		108		GROUP2	—	108	
109	—	(Reserved)	—	—		109		GROUP3	—	109	
110	—	(Reserved)	—	—		110		GROUP4	—	110	
111	TPU1	TGI1A	111	—	4E	111		GROUP5	—	111	
112		TGI1B	112	—		112		GROUP6	—	112	
114		(Reserved)	—	—		114		GROUP12	—	114	
115		TGI1V	—	—		115		(Reserved)	—	—	
116	—	TGI1U	—	—		116	—	(Reserved)	—	—	
117	TPU2	TGI2A	117	—	50	117	(Reserved)	—	—		
118		TGI2B	118	—		118	(Reserved)	—	—		
120		TGI2V	—	—		120	(Reserved)	—	—		
121		TGI2U	—	—		121	(Reserved)	—	—		
122	TPU3	TGI3A	122	—	52	122	SCI12	SCIX0	—	122	
123		TGI3B	123	—		123		SCIX1	—	—	
124		TGI3C	124	—		124		SCIX2	—	—	
125		TGI3D	125	—		125		SCIX3	—	—	
126		TGI3V	—	53		126	TPU0	TGI0A	126	126	
127	TPU4	TGI4A	127	—	54	127		TGI0B	127	—	
128		TGI4B	128	—		128		TGI0C	128	—	
129		(Reserved)	—	—		129		TGI0D	129	—	
130		(Reserved)	—	—		130	TPU1	TGI1A	130	130	
131		TGI4V	—	—		131		TGI1B	131	—	
132		TGI4U	—	—		132	TPU2	TGI2A	132	132	
133	TPU5	TGI5A	133	—	56	133		TGI2B	133	—	
134		TGI5B	134	—		134	TPU3	TGI3A	134	134	
135		(Reserved)	—	—		135		TGI3B	135	—	
136		TGI5V	—	—		136		TGI3C	136	—	
137		TGI5U	—	—		137		TGI3D	137	—	
138	TPU6	TGI6A	138	—	58	138	TPU4	TGI4A	138	138	
139		TGI6B	139	—		139		TGI4B	139	—	
140		TGI6C	140	—		140		TPU5	TGI5A	140	140
141		TGI6D	141	—		141		TGI5B	141	—	
142		TGI6V	—	59		142	TPU6/MTU0	TGI6A/TGIA0	142	142	
143		(Reserved)	—	—		143		TGI6B/TGIB0	143	—	
144		(Reserved)	—	—		144		TGI6C/TGIC0	144	—	
145	TPU7	TGI7A	145	—	5A	145		TGI6D/TGID0	145	—	
146		TGI7B	146	—		146		— / TGIE0	—	146	
147		(Reserved)	—	—		147		— / TGIF0	—	—	
148		(Reserved)	—	—		148	TPU7/MTU1	TGI7A/TGIA1	148	148	
149		TGI7V	—	—		149		TGI7B/TGIB1	149	—	
150		TGI7U	—	—		150	TPU8/MTU2	TGI8A/TGIA2	150	150	
151	TPU8	TGI5A	151	—	5C	151		TGI8B/TGIB2	151	—	
152		TGI5B	152	—		152	TPU9/MTU3	TGI9A/TGIA3	152	152	
153		(Reserved)	—	—		153		TGI9B/TGIB3	153	—	
154		TGI5V	—	—		154		TGI9C/TGIC3	154	—	
155		TGI5U	—	—		155		TGI9D/TGID3	155	—	
156	TPU9	TGI9A	156	—	5E	156	TPU10/MTU4	TG10A/TGIA4	156	156	
157		TGI9B	157	—		157		TG10B/TGIB4	157	—	
158		TGI9C	158	—		158		— / TGIC4	158	—	
159		TGI9D	159	—		159		— / TGID4	159	—	
160		TGI9V	—	—		160		— / TGIV4	160	160	

Table 2.11 Differences in Functions and Specifications (11)

Item		RX610 Group					RX630 Group				
Interrupt controller	Vector table	• Vector table (3/4)					• Vector table (3/4)				
		No	Interrupt	Name	DTCER	IPR	No	Interrupt	Name	DTCER	IPR
Interrupt controller	Vector table	161	TPU10	TGI10A	161	60	161	TPU11/ MTU5	— / TGIU5	161	161
		162		TGI10B	162		162		— / TGIV5	162	
		163		(Reserved)	—		163		— / TGIV5	163	
		164		(Reserved)	—		164		TGI11A / —	164	
		165		TGI10V	—		165		TGI11B / —	165	
		166		TGI10U	—		166	POE	OEI0	—	166
		167		TGI11A	167		167		OEI1	—	166
		168		TGI11B	168		168		(Reserved)	—	—
		169		(Reserved)	—		169		(Reserved)	—	—
		170		TGI11V	—	63	170	TMR0	CMIA0	170	170
		171		TGI11U	—		171		CMIB0	171	
		172		(Reserved)	—		172		OVI0	—	
		173		(Reserved)	—	68	173	TMR1	CMIA1	173	173
		174	TMR0	CMIA0	174		174		CMIB1	174	
		175		CMIB0	175		175		OVI1	—	
		176		OVI0	—		176	TMR2	CMIA2	176	176
		177	TMR1	CMIA1	177		177		CMIB2	177	
		178		CMIB1	178		178		OVI2	—	
		179		OVI1	—		179	TMR3	CMIA3	179	179
		180	TMR2	CMIA2	180	6A	180		CMIB3	180	
		181		CMIB2	181		181		OVI3	—	
		182		OVI2	—		182	RIIC0	EEI0	—	182
		183	TMR3	CMIA3	183		183		RXI0	183	183
		184		CMIB3	184		184		TXI0	184	184
		185		OVI3	—		185		TEI0	—	185
		186		(Reserved)	—	6B	186	RIIC1	EEI1	—	186
		187		(Reserved)	—		187		RXI1	187	187
		188		(Reserved)	—		188		TXI1	188	188
		189		(Reserved)	—		189		TEI1	—	189
		190		(Reserved)	—		190	RIIC2	EEI2	—	190
		191		(Reserved)	—		191		RXI2	191	191
		192		(Reserved)	—		192		TXI2	192	192
		193		(Reserved)	—		193		TEI2	—	193
		194		(Reserved)	—	6C	194	RIIC3	EEI3	—	194
		195		(Reserved)	—		195		RXI3	195	195
		196		(Reserved)	—		196		TXI3	196	196
		197		(Reserved)	—		197		TEI3	—	197
		198	DMAC	DMTEND0	198		198	DMAC	DMAC0I	198	198
		199		DMTEND1	199		199		DMAC1I	199	199
		200		DMTEND2	200		200		DMAC2I	200	200
		201		DMTEND3	201		201		DMAC3I	201	201
		214	SCI0	ERI0	—	80	214	SCI0	RXI0	214	214
		215		RXI0	215		215		TXI0	215	
		216		TXI0	216		216		TEI0	—	
		217		TEI0	—		217	SCI1	RXI1	217	217
		218	SCI1	ERI1	—		218		TXI1	218	
		219		RXI1	219		219		TEI1	—	
		220		TXI1	220		220	SCI2	RXI2	220	220
		221		TEI1	—		221		TXI2	221	
		222	SCI2	ERI2	—	82	222		TEI2	—	
		223		RXI2	223		223	SCI3	RXI3	223	223
		224		TXI2	224		224		TXI3	224	
		225		TEI2	—		225		TEI3	—	
		226	SCI3	ERI3	—		226	SCI4	RXI4	226	226
		227		RXI3	227		227		TXI4	227	
		228		TXI3	228		228		TEI4	—	
		229		TEI3	—		229	SCI5	RXI5	229	229
		230	SCI4	ERI4	—	84	230		TXI5	230	
		231		RXI4	231		231		TEI5	—	
		232		TXI4	232		232	SCI6	RXI6	232	232
		233		TEI4	—		233		TXI6	233	
		234	SCI5	ERI5	—	85	234		TEI6	—	
		235		RXI5	235		235	SCI7	RXI7	235	235
		236		TXI5	236		236		TXI7	236	
		237		TEI5	—		237		TEI7	—	

Table 2.12 Differences in Functions and Specifications (12)

Item		RX610 Group					RX630 Group																																																																																																																																																														
Interrupt controller	Vector table	<ul style="list-style-type: none"> Vector table (4/4) <table border="1"> <thead> <tr> <th>No</th><th>Interrupt</th><th>Name</th><th>DTCER</th><th>IPR</th></tr> </thead> <tbody> <tr><td>238</td><td>SCI6</td><td>ERI6</td><td>—</td><td rowspan="4">86</td></tr> <tr><td>239</td><td></td><td>RXI6</td><td>239</td></tr> <tr><td>240</td><td></td><td>TXI6</td><td>240</td></tr> <tr><td>241</td><td></td><td>TEI6</td><td>—</td></tr> <tr><td>242</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>243</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>244</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>245</td><td>—</td><td>(Reserved)</td><td>—</td><td>—</td></tr> <tr><td>246</td><td>RIIC0</td><td>ICEEI0</td><td>—</td><td>88</td></tr> <tr><td>247</td><td></td><td>ICRXI0</td><td>247</td><td>89</td></tr> <tr><td>248</td><td></td><td>ICTXI0</td><td>248</td><td>8A</td></tr> <tr><td>249</td><td></td><td>ICTEI0</td><td>—</td><td>8B</td></tr> <tr><td>250</td><td>RIIC1</td><td>ICEEI1</td><td>—</td><td>8C</td></tr> <tr><td>251</td><td></td><td>ICRXI1</td><td>251</td><td>8D</td></tr> <tr><td>252</td><td></td><td>ICTXI1</td><td>252</td><td>8E</td></tr> <tr><td>253</td><td></td><td>ICTEI1</td><td>—</td><td>8F</td></tr> </tbody> </table>	No	Interrupt	Name	DTCER	IPR	238	SCI6	ERI6	—	86	239		RXI6	239	240		TXI6	240	241		TEI6	—	242	—	(Reserved)	—	—	243	—	(Reserved)	—	—	244	—	(Reserved)	—	—	245	—	(Reserved)	—	—	246	RIIC0	ICEEI0	—	88	247		ICRXI0	247	89	248		ICTXI0	248	8A	249		ICTEI0	—	8B	250	RIIC1	ICEEI1	—	8C	251		ICRXI1	251	8D	252		ICTXI1	252	8E	253		ICTEI1	—	8F	<ul style="list-style-type: none"> Vector table (4/4) <table border="1"> <thead> <tr> <th>No</th><th>Interrupt</th><th>Name</th><th>DTCER</th><th>IPR</th></tr> </thead> <tbody> <tr><td>238</td><td>SCI8</td><td>RXI8</td><td>238</td><td rowspan="3">238</td></tr> <tr><td>239</td><td></td><td>TXI8</td><td>239</td></tr> <tr><td>240</td><td></td><td>TEI8</td><td>—</td></tr> <tr><td>241</td><td>SCI9</td><td>RXI9</td><td>241</td><td rowspan="3">241</td></tr> <tr><td>242</td><td></td><td>TXI9</td><td>242</td></tr> <tr><td>243</td><td></td><td>TEI9</td><td>—</td></tr> <tr><td>244</td><td>SCI10</td><td>RXI10</td><td>244</td><td rowspan="3">244</td></tr> <tr><td>245</td><td></td><td>TXI10</td><td>245</td></tr> <tr><td>246</td><td></td><td>TEI10</td><td>—</td></tr> <tr><td>247</td><td>SCI11</td><td>RXI11</td><td>247</td><td rowspan="3">247</td></tr> <tr><td>248</td><td></td><td>TXI11</td><td>248</td></tr> <tr><td>249</td><td></td><td>TEI11</td><td>—</td></tr> <tr><td>250</td><td>SCI12</td><td>RXI12</td><td>250</td><td rowspan="3">250</td></tr> <tr><td>251</td><td></td><td>TXI12</td><td>251</td></tr> <tr><td>252</td><td></td><td>TEI12</td><td>—</td></tr> <tr><td>253</td><td>IEB</td><td>IEBINT</td><td>—</td><td>253</td></tr> </tbody> </table>						No	Interrupt	Name	DTCER	IPR	238	SCI8	RXI8	238	238	239		TXI8	239	240		TEI8	—	241	SCI9	RXI9	241	241	242		TXI9	242	243		TEI9	—	244	SCI10	RXI10	244	244	245		TXI10	245	246		TEI10	—	247	SCI11	RXI11	247	247	248		TXI11	248	249		TEI11	—	250	SCI12	RXI12	250	250	251		TXI12	251	252		TEI12	—	253	IEB	IEBINT	—	253
No	Interrupt	Name	DTCER	IPR																																																																																																																																																																	
238	SCI6	ERI6	—	86																																																																																																																																																																	
239		RXI6	239																																																																																																																																																																		
240		TXI6	240																																																																																																																																																																		
241		TEI6	—																																																																																																																																																																		
242	—	(Reserved)	—	—																																																																																																																																																																	
243	—	(Reserved)	—	—																																																																																																																																																																	
244	—	(Reserved)	—	—																																																																																																																																																																	
245	—	(Reserved)	—	—																																																																																																																																																																	
246	RIIC0	ICEEI0	—	88																																																																																																																																																																	
247		ICRXI0	247	89																																																																																																																																																																	
248		ICTXI0	248	8A																																																																																																																																																																	
249		ICTEI0	—	8B																																																																																																																																																																	
250	RIIC1	ICEEI1	—	8C																																																																																																																																																																	
251		ICRXI1	251	8D																																																																																																																																																																	
252		ICTXI1	252	8E																																																																																																																																																																	
253		ICTEI1	—	8F																																																																																																																																																																	
No	Interrupt	Name	DTCER	IPR																																																																																																																																																																	
238	SCI8	RXI8	238	238																																																																																																																																																																	
239		TXI8	239																																																																																																																																																																		
240		TEI8	—																																																																																																																																																																		
241	SCI9	RXI9	241	241																																																																																																																																																																	
242		TXI9	242																																																																																																																																																																		
243		TEI9	—																																																																																																																																																																		
244	SCI10	RXI10	244	244																																																																																																																																																																	
245		TXI10	245																																																																																																																																																																		
246		TEI10	—																																																																																																																																																																		
247	SCI11	RXI11	247	247																																																																																																																																																																	
248		TXI11	248																																																																																																																																																																		
249		TEI11	—																																																																																																																																																																		
250	SCI12	RXI12	250	250																																																																																																																																																																	
251		TXI12	251																																																																																																																																																																		
252		TEI12	—																																																																																																																																																																		
253	IEB	IEBINT	—	253																																																																																																																																																																	
<ul style="list-style-type: none"> Interrupt request destination setting register i (ISELRI) 					—																																																																																																																																																																
<ul style="list-style-type: none"> Interrupt source priority register i (IPR_i) <table border="1"> <thead> <tr> <th>b0</th><th>IPR[2:0]</th><th>Interrupt priority level select bits</th></tr> </thead> <tbody> <tr><td>b0</td><td>IPR[2:0]</td><td>Interrupt priority level select bits</td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> </tbody> </table>					b0	IPR[2:0]	Interrupt priority level select bits	b0	IPR[2:0]	Interrupt priority level select bits	b2	—	(Reserved bit)	b3	—	(Reserved bit)	<ul style="list-style-type: none"> Interrupt source priority register n (IPR_n) <table border="1"> <thead> <tr> <th>b0</th><th>IPR[3:0]</th><th>Interrupt priority level select bits</th></tr> </thead> <tbody> <tr><td>b0</td><td>IPR[3:0]</td><td>Interrupt priority level select bits</td></tr> <tr><td>b3</td><td>IPR[3:0]</td><td> <ul style="list-style-type: none"> IPR[3:0] <ul style="list-style-type: none"> 0000b: Level 0 0001b: Level 1 0010b: Level 2 0011b: Level 3 0100b: Level 4 0101b: Level 5 0110b: Level 6 0111b: Level 7 1000b: Level 8 1001b: Level 9 1010b: Level 10 1011b: Level 11 1100b: Level 12 1101b: Level 13 1110b: Level 14 1111b: Level 15 </td></tr> </tbody> </table>					b0	IPR[3:0]	Interrupt priority level select bits	b0	IPR[3:0]	Interrupt priority level select bits	b3	IPR[3:0]	<ul style="list-style-type: none"> IPR[3:0] <ul style="list-style-type: none"> 0000b: Level 0 0001b: Level 1 0010b: Level 2 0011b: Level 3 0100b: Level 4 0101b: Level 5 0110b: Level 6 0111b: Level 7 1000b: Level 8 1001b: Level 9 1010b: Level 10 1011b: Level 11 1100b: Level 12 1101b: Level 13 1110b: Level 14 1111b: Level 15 																																																																																																																																							
b0	IPR[2:0]	Interrupt priority level select bits																																																																																																																																																																			
b0	IPR[2:0]	Interrupt priority level select bits																																																																																																																																																																			
b2	—	(Reserved bit)																																																																																																																																																																			
b3	—	(Reserved bit)																																																																																																																																																																			
b0	IPR[3:0]	Interrupt priority level select bits																																																																																																																																																																			
b0	IPR[3:0]	Interrupt priority level select bits																																																																																																																																																																			
b3	IPR[3:0]	<ul style="list-style-type: none"> IPR[3:0] <ul style="list-style-type: none"> 0000b: Level 0 0001b: Level 1 0010b: Level 2 0011b: Level 3 0100b: Level 4 0101b: Level 5 0110b: Level 6 0111b: Level 7 1000b: Level 8 1001b: Level 9 1010b: Level 10 1011b: Level 11 1100b: Level 12 1101b: Level 13 1110b: Level 14 1111b: Level 15 																																																																																																																																																																			
—					<ul style="list-style-type: none"> Software interrupt activation register (SWINTR) 																																																																																																																																																																
—					<ul style="list-style-type: none"> DTC activation enable register n (DTCER_n) 																																																																																																																																																																
—					<ul style="list-style-type: none"> DMAC activation request select register m (DMRSR_m) 																																																																																																																																																																
<ul style="list-style-type: none"> IRQ detection enable register n (IRQER_n) 					—																																																																																																																																																																
—					<ul style="list-style-type: none"> IRQ control register i (IRQC_i) 																																																																																																																																																																
—					<ul style="list-style-type: none"> IRQ pin digital filter enable register 0 (IRQFLTE0) 																																																																																																																																																																
—					<ul style="list-style-type: none"> IRQ pin digital filter enable register 1 (IRQFLTE1) 																																																																																																																																																																
—					<ul style="list-style-type: none"> IRQ pin digital filter setting register 0 (IRQFLTC0) 																																																																																																																																																																
—					<ul style="list-style-type: none"> IRQ pin digital filter setting register 1 (IRQFLTC1) 																																																																																																																																																																

Table 2.13 Differences in Functions and Specifications (13)

Item		RX610 Group			RX630 Group		
Interrupt controller	Registers/bits	<ul style="list-style-type: none"> Non-maskable interrupt enable register (NMIER) 			<ul style="list-style-type: none"> Non-maskable interrupt enable register (NMIER) 		
		b0	NMIEN	NMI enable bit	b0	NMIEN	NMI pin interrupt enable bit
		b1	—	(Reserved bit)	b1	OSTEN	Oscillation stop detection interrupt enable bit
		b2	—	(Reserved bit)	b2	WDTEN	WDT underflow/refresh error enable bit
		b3	—	(Reserved bit)	b3	IWDTEN	IWDT underflow/refresh error enable bit
		b4	—	(Reserved bit)	b4	LVD1EN	Voltage-monitoring 1 interrupt enable bit
		b5	—	(Reserved bit)	b5	LVD2EN	Voltage-monitoring 2 interrupt enable bit
		<ul style="list-style-type: none"> Non-maskable interrupt status register (NMISR) 			<ul style="list-style-type: none"> Non-maskable interrupt status register (NMISR) 		
		b0	NMIST	NMI status flag	b0	NMIST	NMI status flag
		b1	—	(Reserved bit)	b1	OSTST	Oscillation stop detection interrupt status flag
		b2	—	(Reserved bit)	b2	WDTST	WDT underflow/refresh error status flag
		b3	—	(Reserved bit)	b3	IWDTST	IWDT underflow/refresh error status flag
		b4	—	(Reserved bit)	b4	LVD1ST	Voltage-monitoring 1 interrupt status flag
		b5	—	(Reserved bit)	b5	LVD2ST	Voltage-monitoring 2 interrupt status flag
		<ul style="list-style-type: none"> Non-maskable interrupt clear register (NMICLR) 			<ul style="list-style-type: none"> Non-maskable interrupt status clear register (NMICLR) 		
		b0	NMICLR	NMI clear bit	b0	NMICLR	NMI clear bit
		b1	—	(Reserved bit)	b1	OSTCLR	OST clear bit
		b2	—	(Reserved bit)	b2	WDTCLR	WDT clear bit
		b3	—	(Reserved bit)	b3	IWDTCLEAR	IWDT clear bit
		b4	—	(Reserved bit)	b4	LVD1CLR	LVD1 clear bit
		b5	—	(Reserved bit)	b5	LVD2CLR	LVD2 clear bit
		<p style="text-align: center;">—</p>			<ul style="list-style-type: none"> NMI pin digital filter enable register (NMIFLTE) NMI pin digital filter setting register (NMIFLTC) Group m interrupt source register (GRPm) Group m interrupt enable register (GENm) Group m interrupt clear register (GCRm) Unit selecting register (SEL) 		
		<ul style="list-style-type: none"> Software standby release IRQ enable register (SSIER) 			<p style="text-align: center;">—</p>		
Bus	Functions	<ul style="list-style-type: none"> Bus configuration (on-chip peripheral buses) 			<ul style="list-style-type: none"> Bus configuration (on-chip peripheral buses) 		
		On-chip peripheral bus 1	DMA, interrupt controller, bus error monitoring section	ICLK	On-chip peripheral bus 1	DTC, DMACA interrupt controller, bus error monitoring section	ICLK
		On-chip peripheral bus 2	Peripheral functions, on-chip ROM, data flash	PCLK	On-chip peripheral bus 2	Peripheral functions	PCLKB
		—	—	—	On-chip peripheral bus 3	USB	PCLKB
		—	—	—	On-chip peripheral bus 4	—	—
		—	—	—	On-chip peripheral bus 5	—	—
		—	—	—	On-chip peripheral bus 6	ROM, E2 data flash, FCU-RAM	FCLK

Table 2.14 Differences in Functions and Specifications (14)

Item		RX610 Group				RX630 Group																																																																																				
Bus	Functions	<ul style="list-style-type: none"> Bus error (illegal address access) <table border="1"> <thead> <tr> <th>Address</th> <th colspan="2">On-chip ROM mode</th> </tr> <tr> <th></th> <th>Enabled</th> <th>Disabled</th> </tr> </thead> <tbody> <tr><td>0000 0000h to 0007 FFFFh</td><td>—</td><td></td></tr> <tr><td>0008 0000h to 0000 8FFFh</td><td>—</td><td></td></tr> <tr><td>0009 0000h to 000F FFFFh</td><td>○</td><td></td></tr> <tr><td>0010 0000h to 0011 FFFFh</td><td>—</td><td>○</td></tr> <tr><td>0012 0000h to 007F 7FFFh</td><td>○</td><td></td></tr> <tr><td>007F 8000h to 007F 9FFFh</td><td>—</td><td></td></tr> <tr><td>007F A000h to 007F BFFFh</td><td>○</td><td></td></tr> <tr><td>007F C000h to 007F C4FFh</td><td>—</td><td></td></tr> <tr><td>007F C500h to 007F FBFFFh</td><td>○</td><td></td></tr> <tr><td>007F FC00h to 007F FFFFh</td><td>—</td><td></td></tr> <tr><td>0080 0000h to 00DF FFFFh</td><td></td><td></td></tr> <tr><td>00E0 0000h to 00FF FFFFh</td><td></td><td></td></tr> <tr><td>0100 0000h to 07FF FFFFh</td><td>[IA]</td><td></td></tr> <tr><td>0800 0000h to 7FFF FFFFh</td><td>○</td><td></td></tr> <tr><td>8000 0000h to FEFF FFFFh</td><td>—</td><td>○</td></tr> <tr><td>FF00 0000h to FFFF FFFFh</td><td>—</td><td>[IA]</td></tr> </tbody> </table>				Address	On-chip ROM mode			Enabled	Disabled	0000 0000h to 0007 FFFFh	—		0008 0000h to 0000 8FFFh	—		0009 0000h to 000F FFFFh	○		0010 0000h to 0011 FFFFh	—	○	0012 0000h to 007F 7FFFh	○		007F 8000h to 007F 9FFFh	—		007F A000h to 007F BFFFh	○		007F C000h to 007F C4FFh	—		007F C500h to 007F FBFFFh	○		007F FC00h to 007F FFFFh	—		0080 0000h to 00DF FFFFh			00E0 0000h to 00FF FFFFh			0100 0000h to 07FF FFFFh	[IA]		0800 0000h to 7FFF FFFFh	○		8000 0000h to FEFF FFFFh	—	○	FF00 0000h to FFFF FFFFh	—	[IA]	<ul style="list-style-type: none"> Bus error (illegal address access) <table border="1"> <thead> <tr> <th>Address</th> <th colspan="2">On-chip ROM mode</th> </tr> <tr> <th></th> <th>Enabled</th> <th>Disabled</th> </tr> </thead> <tbody> <tr><td>0000 0000h to 0007 FFFFh</td><td>—</td><td></td></tr> <tr><td>0008 0000h to 0008 7FFFh</td><td>—</td><td></td></tr> <tr><td>0008 8000h to 0009 FFFFh</td><td>Δ</td><td></td></tr> <tr><td>000A 0000h to 000B FFFFh</td><td>Δ</td><td></td></tr> <tr><td>000C 0000h to 000D FFFFh</td><td>Δ</td><td></td></tr> <tr><td>000E 0000h to 000F FFFFh</td><td>—</td><td></td></tr> <tr><td>0010 0000h to 00FF FFFFh</td><td>Δ</td><td>○</td></tr> </tbody> </table>				Address	On-chip ROM mode			Enabled	Disabled	0000 0000h to 0007 FFFFh	—		0008 0000h to 0008 7FFFh	—		0008 8000h to 0009 FFFFh	Δ		000A 0000h to 000B FFFFh	Δ		000C 0000h to 000D FFFFh	Δ		000E 0000h to 000F FFFFh	—		0010 0000h to 00FF FFFFh	Δ	○
Address	On-chip ROM mode																																																																																									
	Enabled	Disabled																																																																																								
0000 0000h to 0007 FFFFh	—																																																																																									
0008 0000h to 0000 8FFFh	—																																																																																									
0009 0000h to 000F FFFFh	○																																																																																									
0010 0000h to 0011 FFFFh	—	○																																																																																								
0012 0000h to 007F 7FFFh	○																																																																																									
007F 8000h to 007F 9FFFh	—																																																																																									
007F A000h to 007F BFFFh	○																																																																																									
007F C000h to 007F C4FFh	—																																																																																									
007F C500h to 007F FBFFFh	○																																																																																									
007F FC00h to 007F FFFFh	—																																																																																									
0080 0000h to 00DF FFFFh																																																																																										
00E0 0000h to 00FF FFFFh																																																																																										
0100 0000h to 07FF FFFFh	[IA]																																																																																									
0800 0000h to 7FFF FFFFh	○																																																																																									
8000 0000h to FEFF FFFFh	—	○																																																																																								
FF00 0000h to FFFF FFFFh	—	[IA]																																																																																								
Address	On-chip ROM mode																																																																																									
	Enabled	Disabled																																																																																								
0000 0000h to 0007 FFFFh	—																																																																																									
0008 0000h to 0008 7FFFh	—																																																																																									
0008 8000h to 0009 FFFFh	Δ																																																																																									
000A 0000h to 000B FFFFh	Δ																																																																																									
000C 0000h to 000D FFFFh	Δ																																																																																									
000E 0000h to 000F FFFFh	—																																																																																									
0010 0000h to 00FF FFFFh	Δ	○																																																																																								
<ul style="list-style-type: none"> Multiplexed bus function 				<ul style="list-style-type: none"> CSn control register (CSnCNT) <table border="1"> <thead> <tr> <th>b0</th> <th>EXENB</th> <th colspan="2">Operation enable bit</th> </tr> </thead> <tbody> <tr><td>b4</td><td>BSIZE[1:0]</td><td colspan="2">External bus width select bits</td></tr> <tr><td>b5</td><td></td><td colspan="2"></td></tr> <tr><td>b8</td><td>EMODE</td><td colspan="2">Endian mode bit</td></tr> <tr><td>b12</td><td>—</td><td colspan="2">(Reserved bit)</td></tr> </tbody> </table>				b0	EXENB	Operation enable bit		b4	BSIZE[1:0]	External bus width select bits		b5				b8	EMODE	Endian mode bit		b12	—	(Reserved bit)																																																																
b0	EXENB	Operation enable bit																																																																																								
b4	BSIZE[1:0]	External bus width select bits																																																																																								
b5																																																																																										
b8	EMODE	Endian mode bit																																																																																								
b12	—	(Reserved bit)																																																																																								
<ul style="list-style-type: none"> BSIZE[1:0] <ul style="list-style-type: none"> 00b: 16-bit bus space selected 01b: (Setting prohibited) 10b: 8-bit bus space selected 11b: (Setting prohibited) 				<table border="1"> <thead> <tr> <th>b0</th> <th>EXENB</th> <th colspan="2">Operation enable bit</th> </tr> </thead> <tbody> <tr><td>b4</td><td>BSIZE[1:0]</td><td colspan="2">External bus width select bits</td></tr> <tr><td>b5</td><td></td><td colspan="2"></td></tr> <tr><td>b8</td><td>EMODE</td><td colspan="2">Endian mode bit</td></tr> <tr><td>b12</td><td>MPXEN</td><td colspan="2">Address/data multiplexed I/O interface select bit</td></tr> </tbody> </table>				b0	EXENB	Operation enable bit		b4	BSIZE[1:0]	External bus width select bits		b5				b8	EMODE	Endian mode bit		b12	MPXEN	Address/data multiplexed I/O interface select bit																																																																
b0	EXENB	Operation enable bit																																																																																								
b4	BSIZE[1:0]	External bus width select bits																																																																																								
b5																																																																																										
b8	EMODE	Endian mode bit																																																																																								
b12	MPXEN	Address/data multiplexed I/O interface select bit																																																																																								
<ul style="list-style-type: none"> CS recovery cycle insertion enable register (CSRECN) 				<ul style="list-style-type: none"> BSIZE[1:0] <ul style="list-style-type: none"> 00b: 16-bit bus space selected 01b: 32-bit bus space selected 10b: 8-bit bus space selected 11b: (Setting prohibited) 																																																																																						
<ul style="list-style-type: none"> CSi wait control register 1 (CSiWCNT1) 				<ul style="list-style-type: none"> CS recovery cycle insertion enable register (CSRECN) 																																																																																						
<ul style="list-style-type: none"> CSi wait control register 2 (CSiWCNT2) <table border="1"> <thead> <tr> <th>b0</th> <th>CSROFF [2:0]</th> <th colspan="2">Read-access CS extension cycle select bits</th> </tr> </thead> <tbody> <tr><td>b2</td><td>CSWOFF [2:0]</td><td colspan="2">Write-access CS extension cycle select bits</td></tr> <tr><td>b4</td><td>WDOFF[2:0]</td><td colspan="2">Write data output extension cycle select bits</td></tr> <tr><td>b5</td><td></td><td colspan="2"></td></tr> <tr><td>b8</td><td>RDON[2:0]</td><td colspan="2">RD assert wait select bits</td></tr> <tr><td>b10</td><td>WRON[2:0]</td><td colspan="2">WR assert wait select bits</td></tr> <tr><td>b12</td><td>—</td><td colspan="2">(Reserved bits)</td></tr> <tr><td>b13</td><td></td><td colspan="2"></td></tr> <tr><td>b16</td><td>RDON[2:0]</td><td colspan="2">RD assert wait select bits</td></tr> <tr><td>b18</td><td>WRON[2:0]</td><td colspan="2">WR assert wait select bits</td></tr> <tr><td>b20</td><td>WDON[2:0]</td><td colspan="2">Write data output wait select bits</td></tr> <tr><td>b22</td><td></td><td colspan="2"></td></tr> <tr><td>b24</td><td>WDON[2:0]</td><td colspan="2">Write data output wait select bits</td></tr> <tr><td>b26</td><td></td><td colspan="2"></td></tr> <tr><td>b28</td><td>CSON[2:0]</td><td colspan="2">CS assert wait select bits</td></tr> <tr><td>b30</td><td></td><td colspan="2"></td></tr> </tbody> </table>				b0	CSROFF [2:0]	Read-access CS extension cycle select bits		b2	CSWOFF [2:0]	Write-access CS extension cycle select bits		b4	WDOFF[2:0]	Write data output extension cycle select bits		b5				b8	RDON[2:0]	RD assert wait select bits		b10	WRON[2:0]	WR assert wait select bits		b12	—	(Reserved bits)		b13				b16	RDON[2:0]	RD assert wait select bits		b18	WRON[2:0]	WR assert wait select bits		b20	WDON[2:0]	Write data output wait select bits		b22				b24	WDON[2:0]	Write data output wait select bits		b26				b28	CSON[2:0]	CS assert wait select bits		b30																										
b0	CSROFF [2:0]	Read-access CS extension cycle select bits																																																																																								
b2	CSWOFF [2:0]	Write-access CS extension cycle select bits																																																																																								
b4	WDOFF[2:0]	Write data output extension cycle select bits																																																																																								
b5																																																																																										
b8	RDON[2:0]	RD assert wait select bits																																																																																								
b10	WRON[2:0]	WR assert wait select bits																																																																																								
b12	—	(Reserved bits)																																																																																								
b13																																																																																										
b16	RDON[2:0]	RD assert wait select bits																																																																																								
b18	WRON[2:0]	WR assert wait select bits																																																																																								
b20	WDON[2:0]	Write data output wait select bits																																																																																								
b22																																																																																										
b24	WDON[2:0]	Write data output wait select bits																																																																																								
b26																																																																																										
b28	CSON[2:0]	CS assert wait select bits																																																																																								
b30																																																																																										
<ul style="list-style-type: none"> Bus error source clear register (BERCLR) <table border="1"> <thead> <tr> <th>b0</th> <th>STSCLR</th> <th colspan="2">Bus error source clear bit</th> </tr> </thead> <tbody> <tr><td>b1</td><td>—</td><td colspan="2">(Reserved bits)</td></tr> <tr><td>b7</td><td></td><td colspan="2"></td></tr> </tbody> </table>				b0	STSCLR	Bus error source clear bit		b1	—	(Reserved bits)		b7				<ul style="list-style-type: none"> CSn wait control register 1 (CSnWCR1) 																																																																										
b0	STSCLR	Bus error source clear bit																																																																																								
b1	—	(Reserved bits)																																																																																								
b7																																																																																										
<ul style="list-style-type: none"> Bus error status clear register (BERCLR) <table border="1"> <thead> <tr> <th>b0</th> <th>STSCLR</th> <th colspan="2">Status clear bit</th> </tr> </thead> <tbody> <tr><td>b1</td><td>—</td><td colspan="2">(Reserved bits)</td></tr> <tr><td>b3</td><td></td><td colspan="2"></td></tr> </tbody> </table>				b0	STSCLR	Status clear bit		b1	—	(Reserved bits)		b3				<ul style="list-style-type: none"> CSn wait control register 2 (CSnWCR2) 																																																																										
b0	STSCLR	Status clear bit																																																																																								
b1	—	(Reserved bits)																																																																																								
b3																																																																																										
<ul style="list-style-type: none"> Bus error status register 1 (BERSR1) 				<ul style="list-style-type: none"> CS recovery cycle insertion enable register (CSRECN) 																																																																																						
<ul style="list-style-type: none"> Bus error status register 2 (BERSR2) 				<ul style="list-style-type: none"> CSn wait control register 1 (CSnWCR1) 																																																																																						
<ul style="list-style-type: none"> Bus priority control register (BUSPRI) 				<ul style="list-style-type: none"> CSn wait control register 2 (CSnWCR2) 																																																																																						
<ul style="list-style-type: none"> Bus error interrupt enable register (BERIE) 				<ul style="list-style-type: none"> Bus error status register 1 (BERSR1) 																																																																																						

Table 2.15 Differences in Functions and Specifications (15)

Item		RX610 Group	RX630 Group																																																												
Memory-protection unit	Register	—	<ul style="list-style-type: none"> Region-n start page number register (RSPAGE_n) ($n = 0$ to 7) Region-n end page number register (REPAGE_n) ($n = 0$ to 7) Memory-protection enable register (MPEN) Background access control register (MPBAC) Memory-protection error status-clearing register (MPECLR) Memory-protection error status register (MPESTS) Data memory-protection error address register (MPDEA) Region search address register (MPSA) Region search operation register (MPOPS) Region invalidation operation register (MPOPI) Instruction-hit region register (MHITI) Data-hit region register (MHITD) 																																																												
DMA controller	Functions	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Transfer space</td><td>4 GB</td></tr> <tr><td>Maximum transfer byte count</td><td>64 MB</td></tr> <tr><td>Single operand</td><td>Data count: 1, 2, 4, 8, 16, 32, 64, 128</td></tr> <tr><td>Transfer system</td><td> Single operand transfer Consecutive operand transfer Nonstop transfer — — — </td></tr> <tr><td>Selective function</td><td> Reload function — </td></tr> </table>	Transfer space	4 GB	Maximum transfer byte count	64 MB	Single operand	Data count: 1, 2, 4, 8, 16, 32, 64, 128	Transfer system	Single operand transfer Consecutive operand transfer Nonstop transfer — — —	Selective function	Reload function —	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Transfer space</td><td>512 MB</td></tr> <tr><td>Maximum transfer data count</td><td>1 MB</td></tr> <tr><td>Block size</td><td>Data count: 1 to 1024</td></tr> <tr><td>Transfer system</td><td> — — — Normal transfer mode Repeat transfer mode Block transfer mode </td></tr> <tr><td>Selective function</td><td> — Extended repeat area function </td></tr> </table>	Transfer space	512 MB	Maximum transfer data count	1 MB	Block size	Data count: 1 to 1024	Transfer system	— — — Normal transfer mode Repeat transfer mode Block transfer mode	Selective function	— Extended repeat area function																																								
Transfer space	4 GB																																																														
Maximum transfer byte count	64 MB																																																														
Single operand	Data count: 1, 2, 4, 8, 16, 32, 64, 128																																																														
Transfer system	Single operand transfer Consecutive operand transfer Nonstop transfer — — —																																																														
Selective function	Reload function —																																																														
Transfer space	512 MB																																																														
Maximum transfer data count	1 MB																																																														
Block size	Data count: 1 to 1024																																																														
Transfer system	— — — Normal transfer mode Repeat transfer mode Block transfer mode																																																														
Selective function	— Extended repeat area function																																																														
	Registers/bits	<ul style="list-style-type: none"> DMA mode register (DMMOD) <p>—</p> <ul style="list-style-type: none"> DMA control register A (DMCRA) <table border="1"> <tr><td>b0</td><td>DCTG[5:0]</td><td>DMA activation source select bits</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b6</td><td>—</td><td></td></tr> <tr><td>b7</td><td>—</td><td></td></tr> <tr><td>b8</td><td>DRLOD</td><td>Transfer destination address reload function select bit</td></tr> <tr><td>b9</td><td>SRLOD</td><td>Transfer source address reload function select bit</td></tr> <tr><td>b10</td><td>BRLOD</td><td>Transfer byte count reload function select bit</td></tr> <tr><td>b11</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b23</td><td>—</td><td></td></tr> <tr><td>b24</td><td>DSEL[1:0]</td><td>Transfer system select bits</td></tr> <tr><td>b25</td><td>—</td><td></td></tr> </table> <ul style="list-style-type: none"> DMA control register B (DMCRB) <table border="1"> <tr><td>b0</td><td>DSCLR</td><td>DMAC internal status clear bit</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b9</td><td>—</td><td></td></tr> </table>	b0	DCTG[5:0]	DMA activation source select bits	b5	—	(Reserved bits)	b6	—		b7	—		b8	DRLOD	Transfer destination address reload function select bit	b9	SRLOD	Transfer source address reload function select bit	b10	BRLOD	Transfer byte count reload function select bit	b11	—	(Reserved bits)	b23	—		b24	DSEL[1:0]	Transfer system select bits	b25	—		b0	DSCLR	DMAC internal status clear bit	b1	—	(Reserved bits)	b9	—		<p>—</p> <ul style="list-style-type: none"> DMA source address register (DMSAR) DMA destination address register (DMRAR) DMA transfer count register (DMCRA) <table border="1"> <tr><td>b0</td><td>DMCRAL</td><td>Lower bits of transfer count</td></tr> <tr><td>b15</td><td>—</td><td></td></tr> <tr><td>b16</td><td>DMCRAH</td><td>Upper bits of transfer count</td></tr> <tr><td>b25</td><td>—</td><td></td></tr> </table> <ul style="list-style-type: none"> DMA block transfer count register (DMCRB) <table border="1"> <tr><td>b0</td><td>—</td><td>—</td></tr> <tr><td>b9</td><td>—</td><td>—</td></tr> </table>	b0	DMCRAL	Lower bits of transfer count	b15	—		b16	DMCRAH	Upper bits of transfer count	b25	—		b0	—	—	b9	—	—
b0	DCTG[5:0]	DMA activation source select bits																																																													
b5	—	(Reserved bits)																																																													
b6	—																																																														
b7	—																																																														
b8	DRLOD	Transfer destination address reload function select bit																																																													
b9	SRLOD	Transfer source address reload function select bit																																																													
b10	BRLOD	Transfer byte count reload function select bit																																																													
b11	—	(Reserved bits)																																																													
b23	—																																																														
b24	DSEL[1:0]	Transfer system select bits																																																													
b25	—																																																														
b0	DSCLR	DMAC internal status clear bit																																																													
b1	—	(Reserved bits)																																																													
b9	—																																																														
b0	DMCRAL	Lower bits of transfer count																																																													
b15	—																																																														
b16	DMCRAH	Upper bits of transfer count																																																													
b25	—																																																														
b0	—	—																																																													
b9	—	—																																																													

Table 2.16 Differences in Functions and Specifications (16)

Item		RX610 Group	RX630 Group																																																
DMA controller	Registers/bits	<ul style="list-style-type: none"> • DMA control register C (DMCRC) • DMA control register D (DMCRD) • DMA control register E (DMCRE) • DMA current transfer source address register (DMCSA) • DMA current transfer destination address register (DMCDA) • DMA current transfer byte count register (DMCBC) • DMA reload transfer source address register (DMRSA) • DMA reload transfer destination address register (DMRDA) • DMA reload transfer byte count register (DMRBC) • DMA interrupt control register (DMICNT) • DMA start register (DMSCNT) • DMA arbitration status register (DMASTS) • DMA transfer end detect register (DMEDET) <p>—</p>	—																																																
			<ul style="list-style-type: none"> • DMA transfer mode register (DMTMD) • DMA interrupt setting register (DMINT) • DMA address mode register (DMAMD) • DMA offset register (DMOFR) • DMA transfer enable register (DMCNT) • DMA software start register (DMREQ) • DMA status register (DMSTS) • DMA activation source flag control register (DMCSL) • DMACA module activation register (DMAST) 																																																
DTC controller	Functions	<ul style="list-style-type: none"> • Priority relative to DMAC DMAC > DTC 	<ul style="list-style-type: none"> • Priority relative to DMACA DMACA = DTC <p>Note: DMACA > DTC when DMACA and DTC are operating simultaneously</p>																																																
	Registers/bits	<ul style="list-style-type: none"> • DTC control register (DTCCR) <table border="1"> <tr> <td>b0</td> <td>ERR</td> <td>Transfer stop flag</td> </tr> <tr> <td>b3</td> <td>RCHNE</td> <td>Chain transfer enable after DTC repeat transfer bit</td> </tr> <tr> <td>b4</td> <td>RRS</td> <td>DTC transfer data read skip enable bit</td> </tr> </table> • DTC vector base register (DTCVBR) The value of the lower 12 bits (b11 to b0) is fixed at 0, and writing to them has no effect. <p>—</p>	b0	ERR	Transfer stop flag	b3	RCHNE	Chain transfer enable after DTC repeat transfer bit	b4	RRS	DTC transfer data read skip enable bit	<ul style="list-style-type: none"> • DTC control register (DTCCR) <table border="1"> <tr> <td>b0</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b3</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b4</td> <td>RRS</td> <td>DTC transfer data read skip enable bit</td> </tr> </table> • DTC vector base register (DTCVBR) The lower 12 bits (b11 to b0) are read as 0. The write value should be 0. • DTC status register (DTCSTS) 	b0	—	(Reserved bit)	b3	—	(Reserved bit)	b4	RRS	DTC transfer data read skip enable bit																														
b0	ERR	Transfer stop flag																																																	
b3	RCHNE	Chain transfer enable after DTC repeat transfer bit																																																	
b4	RRS	DTC transfer data read skip enable bit																																																	
b0	—	(Reserved bit)																																																	
b3	—	(Reserved bit)																																																	
b4	RRS	DTC transfer data read skip enable bit																																																	
I/O port	Registers/bits	<ul style="list-style-type: none"> • Data direction register (DDR) • Data register (DR) • Port register (PORT) • Input buffer control register (ICR) • Pull-up resistor control register (PCR) • Data direction register (DDR) • Open drain control register (ODR) <table border="1"> <tr> <td>b0</td> <td>B0</td> <td>Pm0 output type select bit</td> </tr> <tr> <td>b1</td> <td>B1</td> <td>Pm1 output type select bit</td> </tr> <tr> <td>b2</td> <td>B2</td> <td>Pm2 output type select bit</td> </tr> <tr> <td>b3</td> <td>B3</td> <td>Pm3 output type select bit</td> </tr> <tr> <td>b4</td> <td>B4</td> <td>Pm4 output type select bit</td> </tr> <tr> <td>b5</td> <td>B5</td> <td>Pm5 output type select bit</td> </tr> <tr> <td>b6</td> <td>B6</td> <td>Pm6 output type select bit</td> </tr> <tr> <td>b7</td> <td>B7</td> <td>Pm7 output type select bit</td> </tr> </table>	b0	B0	Pm0 output type select bit	b1	B1	Pm1 output type select bit	b2	B2	Pm2 output type select bit	b3	B3	Pm3 output type select bit	b4	B4	Pm4 output type select bit	b5	B5	Pm5 output type select bit	b6	B6	Pm6 output type select bit	b7	B7	Pm7 output type select bit	<ul style="list-style-type: none"> • Port direction register (PDR) • Port output data register (PODR) • Port input data register (PIDR) • Port mode register (PMR) • Pull-up control register (PCR) • Port direction register (PDR) • Open drain control register 0 (ODR0) <table border="1"> <tr> <td>b0</td> <td>B0</td> <td>Pm0 output type select bit</td> </tr> <tr> <td>b1</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b2</td> <td>B2</td> <td>Pm1 output type select bit</td> </tr> <tr> <td>b3</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b4</td> <td>B4</td> <td>Pm2 output type select bit</td> </tr> <tr> <td>b5</td> <td>—</td> <td>(Reserved bit)</td> </tr> <tr> <td>b6</td> <td>B6</td> <td>Pm3 output type select bit</td> </tr> <tr> <td>b7</td> <td>—</td> <td>(Reserved bit)</td> </tr> </table>	b0	B0	Pm0 output type select bit	b1	—	(Reserved bit)	b2	B2	Pm1 output type select bit	b3	—	(Reserved bit)	b4	B4	Pm2 output type select bit	b5	—	(Reserved bit)	b6	B6	Pm3 output type select bit	b7	—	(Reserved bit)
b0	B0	Pm0 output type select bit																																																	
b1	B1	Pm1 output type select bit																																																	
b2	B2	Pm2 output type select bit																																																	
b3	B3	Pm3 output type select bit																																																	
b4	B4	Pm4 output type select bit																																																	
b5	B5	Pm5 output type select bit																																																	
b6	B6	Pm6 output type select bit																																																	
b7	B7	Pm7 output type select bit																																																	
b0	B0	Pm0 output type select bit																																																	
b1	—	(Reserved bit)																																																	
b2	B2	Pm1 output type select bit																																																	
b3	—	(Reserved bit)																																																	
b4	B4	Pm2 output type select bit																																																	
b5	—	(Reserved bit)																																																	
b6	B6	Pm3 output type select bit																																																	
b7	—	(Reserved bit)																																																	

Table 2.17 Differences in Functions and Specifications (17)

Item		RX610 Group	RX630 Group												
I/O port	Registers/bits	<p>—</p> <ul style="list-style-type: none"> • Port function control register 0 (PFCR0) • Port function control register 1 (PFCR1) • Port function control register 2 (PFCR2) • Port function control register 3 (PFCR3) • Port function control register 4 (PFCR4) • Port function control register 5 (PFCR5) • Port function control register 6 (PFCR6) • Port function control register 7 (PFCR7) • Port function control register 8 (PFCR8) • Port function control register 9 (PFCR9) 	<ul style="list-style-type: none"> • Open drain control register 1 (ODR1) <table border="1"> <tr><td>b0</td><td>B0</td><td>Pm4 output type select bit</td></tr> <tr><td>b2</td><td>B2</td><td>Pm5 output type select bit</td></tr> <tr><td>b4</td><td>B4</td><td>Pm6 output type select bit</td></tr> <tr><td>b6</td><td>B6</td><td>Pm7 output type select bit</td></tr> </table> • Driving ability control register (DSCR) <p>—</p> 	b0	B0	Pm4 output type select bit	b2	B2	Pm5 output type select bit	b4	B4	Pm6 output type select bit	b6	B6	Pm7 output type select bit
b0	B0	Pm4 output type select bit													
b2	B2	Pm5 output type select bit													
b4	B4	Pm6 output type select bit													
b6	B6	Pm7 output type select bit													
Multi-function pin controller	Registers/bits	<p>—</p>	<ul style="list-style-type: none"> • Write-protect register (PWPR) • P0n pin function control register (P0nPFS) • P1n pin function control register (P1nPFS) • P2n pin function control register (P2nPFS) • P3n pin function control register (P3nPFS) • P4n pin function control register (P4nPFS) • P5n pin function control register (P5nPFS) • P6n pin function control register (P6nPFS) • P7n pin function control register (P7nPFS) • P8n pin function control register (P8nPFS) • P9n pin function control register (P9nPFS) • Pan pin function control register (PAnPFS) • PBn pin function control register (PBnPFS) • PCn pin function control register (PCnPFS) • PDn pin function control register (PDnPFS) • PE_n pin function control register (PE_nPFS) • PF_n pin function control register (PF_nPFS) • PJ3 pin function control register (PJ3PFS) • PKn pin function control register (PKnPFS) • CS output enable register (PFCSE) • CS output pin select register 0 (PFCSS0) • CS output pin select register 1 (PFCSS1) • Address output enable register 0 (PFAOE0) • Address output enable register 1 (PFAOE1) • External bus control register 0 (PFBCR0) • External bus control register 1 (PFBCR1) • USB0 control register (PFUSB0) 												

Table 2.18 Differences in Functions and Specifications (18)

Item		RX610 Group	RX630 Group
Multi-function timer pulse unit 2	Registers/bits	—	<ul style="list-style-type: none"> • Timer control register (TCR) • Timer mode register (TMDR) • Timer I/O control register (TIOR) • Timer compare match clear register (TCNTCMPCLR) • Timer interrupt enable register (TIER) • Timer status register (TSR) • Timer buffer operation transfer mode register (TBTM) • Timer input capture control register (TICCR) • Timer A/D converter start request control register (TADCR) • Timer A/D converter start request cycle set registers A and B (TADCORA and TADCORB) • Timer A/D converter start request cycle set buffer registers A and B (TADCOBRA and TADCOBRB) • Timer counter (TCNT) • Timer general register (TGR) • Timer start register (TSTR) • Timer synchronous register (TSYR) • Timer read/write enable register (TRWER) • Timer output master enable register (TOER) • Timer output control register 1 (TOCR1) • Timer output control register 2 (TOCR2) • Timer output level buffer register (TOLBR) • Timer gate control register (TGCR) • Timer subcounter (TCNTS) • Timer dead time data register (TDDR) • Timer cycle data register (TCDR) • Timer cycle buffer register (TCBR) • Timer interrupt skipping set register (TITCR) • Timer interrupt skipping counter (TITCNT) • Timer buffer transfer set register (TBTER) • Timer dead time enable register (TDER) • Timer waveform control register (TWCR) • Noise filter control register (NFCR)

Table 2.19 Differences in Functions and Specifications (19)

Item		RX610 Group		RX630 Group																																											
Port output enable 2	Registers/bits	—		<ul style="list-style-type: none"> Input level control/status register 1 (ICSR1) Output level control/status register 1 (OCSR1) Input level control/status register 2 (ICSR2) Software port output enable register (SPOER) Port output enable control register 1 (POECR1) Port output enable control register 2 (POECR2) Input level control/status register 3 (ICSR3) 																																											
16-bit timer pulse unit	Functions	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td>Pulse input/output</td><td>Max. 16</td></tr> <tr> <td>Channels 0, 3</td><td>Support for buffer operation setting</td></tr> <tr> <td>Channels 1, 2, 4, and 5</td><td>Support for independent setting of phase counting mode</td></tr> <tr> <td>Interrupt sources</td><td>26</td></tr> </table>		Pulse input/output	Max. 16	Channels 0, 3	Support for buffer operation setting	Channels 1, 2, 4, and 5	Support for independent setting of phase counting mode	Interrupt sources	26	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td>Pulse input/output</td><td>Max. 32</td><td>Unit 0: 16 Unit 1: 16</td></tr> <tr> <td>Channels 0, 3, 6, and 9</td><td>Support for buffer operation setting</td><td></td></tr> <tr> <td>Channels 1, 2, 4, 5, 7, 8, 10, and 11</td><td>Support for independent setting of phase counting mode</td><td></td></tr> <tr> <td>Interrupt sources</td><td>52</td><td>Unit 0: 26 Unit 1: 26</td></tr> </table>		Pulse input/output	Max. 32	Unit 0: 16 Unit 1: 16	Channels 0, 3, 6, and 9	Support for buffer operation setting		Channels 1, 2, 4, 5, 7, 8, 10, and 11	Support for independent setting of phase counting mode		Interrupt sources	52	Unit 0: 26 Unit 1: 26																						
Pulse input/output	Max. 16																																														
Channels 0, 3	Support for buffer operation setting																																														
Channels 1, 2, 4, and 5	Support for independent setting of phase counting mode																																														
Interrupt sources	26																																														
Pulse input/output	Max. 32	Unit 0: 16 Unit 1: 16																																													
Channels 0, 3, 6, and 9	Support for buffer operation setting																																														
Channels 1, 2, 4, 5, 7, 8, 10, and 11	Support for independent setting of phase counting mode																																														
Interrupt sources	52	Unit 0: 26 Unit 1: 26																																													
	Registers/bits	<ul style="list-style-type: none"> Timer status register (TSR) <table border="1"> <tr> <td>b0</td><td>—</td><td>(Reserved bit)</td></tr> <tr> <td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr> <td>b2</td><td>—</td><td>(Reserved bit)</td></tr> <tr> <td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr> <td>b4</td><td>—</td><td>(Reserved bit)</td></tr> <tr> <td>b5</td><td>—</td><td>(Reserved bit)</td></tr> <tr> <td>b7</td><td>TCFD</td><td>Count direction flag</td></tr> </table> <ul style="list-style-type: none"> Timer start register (TSTRA, TSTRB) Timer synchronous register (TSYRA, TSYRB) 		b0	—	(Reserved bit)	b1	—	(Reserved bit)	b2	—	(Reserved bit)	b3	—	(Reserved bit)	b4	—	(Reserved bit)	b5	—	(Reserved bit)	b7	TCFD	Count direction flag	<ul style="list-style-type: none"> Timer status register (TSR) <table border="1"> <tr> <td>b0</td><td>TGFA</td><td>Input capture/output compare flag A</td></tr> <tr> <td>b1</td><td>TGFB</td><td>Input capture/output compare flag B</td></tr> <tr> <td>b2</td><td>TGFC</td><td>Input capture/output compare flag C</td></tr> <tr> <td>b3</td><td>TGFD</td><td>Input capture/output compare flag D</td></tr> <tr> <td>b4</td><td>TCFV</td><td>Overflow flag</td></tr> <tr> <td>b5</td><td>TCFU</td><td>Underflow flag</td></tr> <tr> <td>b7</td><td>TCFD</td><td>Count direction flag</td></tr> </table> <ul style="list-style-type: none"> Timer start register (TSTR) Timer synchronous register (TSYR) Noise filter control register (NFCR) 		b0	TGFA	Input capture/output compare flag A	b1	TGFB	Input capture/output compare flag B	b2	TGFC	Input capture/output compare flag C	b3	TGFD	Input capture/output compare flag D	b4	TCFV	Overflow flag	b5	TCFU	Underflow flag	b7	TCFD	Count direction flag
b0	—	(Reserved bit)																																													
b1	—	(Reserved bit)																																													
b2	—	(Reserved bit)																																													
b3	—	(Reserved bit)																																													
b4	—	(Reserved bit)																																													
b5	—	(Reserved bit)																																													
b7	TCFD	Count direction flag																																													
b0	TGFA	Input capture/output compare flag A																																													
b1	TGFB	Input capture/output compare flag B																																													
b2	TGFC	Input capture/output compare flag C																																													
b3	TGFD	Input capture/output compare flag D																																													
b4	TCFV	Overflow flag																																													
b5	TCFU	Underflow flag																																													
b7	TCFD	Count direction flag																																													

Table 2.20 Differences in Functions and Specifications (20)

Item		RX610 Group	RX630 Group
Programmable pulse generator	Registers/bits	<ul style="list-style-type: none"> PPG trigger select register (PTRSLR) <ul style="list-style-type: none"> PTRSL <ul style="list-style-type: none"> 0: PPG1 trigger channels are TPU0 to TPU3. 1: PPG1 trigger channels are TPU6 to TPU9. PPG output control register (PCR) <ul style="list-style-type: none"> PPG0.PCR <ul style="list-style-type: none"> PCR.G0CMS[1:0] to G3CMS[1:0] <ul style="list-style-type: none"> 00b: Compare match in TPU0 01b: Compare match in TPU1 10b: Compare match in TPU2 11b: Compare match in TPU3 Value of PTRSL bit in PPG1.PTRSLR is 0. <ul style="list-style-type: none"> 00b: Compare match in TPU0 01b: Compare match in TPU1 10b: Compare match in TPU2 11b: Compare match in TPU3 Value of PTRSL bit in PPG1.PTRSLR is 1. <ul style="list-style-type: none"> 00b: Compare match in TPU6 01b: Compare match in TPU7 10b: Compare match in TPU8 11b: Compare match in TPU9 PPG1.PCR <ul style="list-style-type: none"> PCR.G0CMS[1:0] to G3CMS[1:0] <ul style="list-style-type: none"> Value of PTRSL bit in PPG1.PTRSLR is 0. <ul style="list-style-type: none"> 00b: Compare match in MTU0 01b: Compare match in MTU1 10b: Compare match in MTU2 11b: Compare match in MTU3 Value of PTRSL bit in PPG1.PTRSLR is 1. <ul style="list-style-type: none"> 00b: Compare match in TPU0 01b: Compare match in TPU1 10b: Compare match in TPU2 11b: Compare match in TPU3 	<ul style="list-style-type: none"> PPG trigger select register (PTRSLR) <ul style="list-style-type: none"> PTRSL <ul style="list-style-type: none"> 0: PPG1 trigger channels are MTU0 to MTU3 1: PPG1 trigger channels are TPU0 to TPU3 PPG output control register (PCR) <ul style="list-style-type: none"> PPG0.PCR <ul style="list-style-type: none"> PCR.G0CMS[1:0] to G3CMS[1:0] <ul style="list-style-type: none"> 00b: Compare match in MTU0 01b: Compare match in MTU1 10b: Compare match in MTU2 11b: Compare match in MTU3 PPG1.PCR <ul style="list-style-type: none"> PCR.G0CMS[1:0] to G3CMS[1:0] <ul style="list-style-type: none"> Value of PTRSL bit in PPG1.PTRSLR is 0. <ul style="list-style-type: none"> 00b: Compare match in MTU0 01b: Compare match in MTU1 10b: Compare match in MTU2 11b: Compare match in MTU3 Value of PTRSL bit in PPG1.PTRSLR is 1. <ul style="list-style-type: none"> 00b: Compare match in TPU0 01b: Compare match in TPU1 10b: Compare match in TPU2 11b: Compare match in TPU3
		<ul style="list-style-type: none"> PPG output mode register (PMR) <ul style="list-style-type: none"> PPG0.PMR <ul style="list-style-type: none"> PMR.G0NOV to G3NOV <ul style="list-style-type: none"> 0: Normal operation <p>(Output values updated on compare match A in the selected TPUn)</p> 1: Non-overlapping operation <p>(Output values updated on compare match A or B in the selected TPUn)</p> PPG1.PMR <ul style="list-style-type: none"> PMR.G0NOV to G3NOV <ul style="list-style-type: none"> 0: Normal operation <p>(Output values updated on compare match A in the selected TPUn)</p> 1: Non-overlapping operation <p>(Output values updated on compare match A or B in the selected TPUn)</p> 	<ul style="list-style-type: none"> PPG output mode register (PMR) <ul style="list-style-type: none"> PPG0.PMR <ul style="list-style-type: none"> PMR.G0NOV to G3NOV <ul style="list-style-type: none"> 0: Normal operation <p>(Output values updated on compare match A in the selected MTUn)</p> 1: Non-overlapping operation <p>(Output values updated on compare match A or B in the selected MTUn)</p> PPG1.PMR <ul style="list-style-type: none"> PMR.G0NOV to G3NOV <ul style="list-style-type: none"> Value of PTRSL bit in PPG1.PTRSLR is 0. <ul style="list-style-type: none"> 0: Normal operation <p>(Output values updated on compare match A in the selected MTUn)</p> 1: Non-overlapping operation <p>(Output values updated on compare match A or B in the selected MTUn)</p> Value of PTRSL bit in PPG1.PTRSLR is 1. <ul style="list-style-type: none"> 0: Normal operation <p>(Output values updated on compare match A in the selected TPUn)</p> 1: Non-overlapping operation <p>(Output values updated on compare match A or B in the selected TPUn)</p>

Table 2.21 Differences in Functions and Specifications (21)

Item		RX610 Group	RX630 Group																				
Realtime clock	Registers/bits	—	<ul style="list-style-type: none"> • 64 Hz Counter (R64CNT) • Second counter (RSECCNT) • Minute counter (RMINCNT) • Hour counter (RHRCNT) • Day-of-week counter (RWKCNT) • Date counter (RDAYCNT) • Month counter (RMONCNT) • Year counter (RYRCNT) • Second alarm register (RSECAR) • Minute alarm register (RMINAR) • Hour alarm register (RHRAR) • Day-of-week alarm register (RWKAR) • Date alarm register (RDAYAR) • Month alarm register (RMONAR) • Year alarm register (RYRAR) • Year alarm enable register (RYRAREN) • RTC control register 1 (RCR1) • RTC control register 2 (RCR2) • RTC control register 3 (RCR3) • RTC control register 4 (RCR4) • Frequency register H/L (RFRH/L) • Time error adjustment register (RADJ) • Time capture control register y (RTCCRY) • Second capture register y (RSECCPy) • Minute capture register y (RMINCPy) • Hour capture register y (RHRCPy) • Date capture register y (RDAYCPy) • Month capture register y (RMONCPy) 																				
Watchdog timer	Functions	<ul style="list-style-type: none"> • Specification overview <table border="1"> <tr><td>Number of bits</td><td>8</td></tr> <tr><td>Operating modes</td><td>Watchdog timer mode Interval timer mode</td></tr> <tr><td>Operation start mode</td><td>— Register start mode</td></tr> <tr><td>—</td><td>—</td></tr> <tr><td>Output signals</td><td>WDTOVF# signal output (external) Reset signal (internal) Interval timer interrupt</td></tr> </table>	Number of bits	8	Operating modes	Watchdog timer mode Interval timer mode	Operation start mode	— Register start mode	—	—	Output signals	WDTOVF# signal output (external) Reset signal (internal) Interval timer interrupt	<ul style="list-style-type: none"> • Specification overview <table border="1"> <tr><td>Number of bits</td><td>14</td></tr> <tr><td>Operating modes</td><td>Watchdog timer mode —</td></tr> <tr><td>Operation start mode</td><td>Auto-start mode Register start mode</td></tr> <tr><td>Window function</td><td>Support for setting window start and end positions</td></tr> <tr><td>Output signals</td><td>— Reset signal (internal) Interrupt request signal</td></tr> </table>	Number of bits	14	Operating modes	Watchdog timer mode —	Operation start mode	Auto-start mode Register start mode	Window function	Support for setting window start and end positions	Output signals	— Reset signal (internal) Interrupt request signal
Number of bits	8																						
Operating modes	Watchdog timer mode Interval timer mode																						
Operation start mode	— Register start mode																						
—	—																						
Output signals	WDTOVF# signal output (external) Reset signal (internal) Interval timer interrupt																						
Number of bits	14																						
Operating modes	Watchdog timer mode —																						
Operation start mode	Auto-start mode Register start mode																						
Window function	Support for setting window start and end positions																						
Output signals	— Reset signal (internal) Interrupt request signal																						
Independent watchdog timer	Registers/bits	—	<ul style="list-style-type: none"> • WDT refresh register (WDTRR) • WDT control register (WDTCR) • WDT status register (WDTSR) • WDT reset control register (WDTRCR) • IWDT refresh register (IWDTRR) • IWDT control register (IWDTCR) • IWDT status register (IWDTSR) • IWDT reset control register (IWDTRCR) • IWDT count stop control register (IWDTCS PTR) 																				

Table 2.22 Differences in Functions and Specifications (22)

Item	RX610 Group	RX630 Group
USB 2.0 function module	Registers/bits	<ul style="list-style-type: none"> • System configuration control register (SYSCFG) • System configuration status register 0 (SYSSTS0) • Device state control register 0 (DVSTCTR0) • CFIFO port register (CFIFO) • D0FIFO port register (D0FIFO) • D1FIFO port register (D1FIFO) • CFIFO port select register (CFIFOSEL) • D0FIFO port select register (D0FIFOSEL) • D1FIFO port select register (D1FIFOSEL) • CFIFO port control register (CFIFOCTR) • D0FIFO port control register (D0FIFOCTR) • D1FIFO port control register (D1FIFOCTR) • Interrupt enable register 0 (INTENB0) • BRDY interrupt enable register (BRDYENB) • NRDY interrupt enable register (NRDYENB) • BEMP interrupt enable register (BEMPENB) • SOF output configuration register (SOFCFG) • Interrupt status register 0 (INTSTS0) • BRDY interrupt status register (BRDYSTS) • NRDY interrupt status register (NRDYSTS) • BEMP interrupt status register (BEMPSTS) • Frame number register (FRMNUM) • Device state changing register (DVCHGR) • USB address register (USBADDR) • USB request type register (USBREQ) • USB request value register (USBVAL) • USB request index register (USBINDX) • USB request length register (USBLENG) • DCP maximum packet size register (DCPMAXP) • DCP control register (DCPCTR) • Pipe window select register (PIPESEL) • Pipe configuration register (PIPECFG) • Pipe maximum packet size register (PIPEMAXP) • Pipe cycle control register (PIPEPERI) • PIPEn control register (PIPEnCTR) • PIPEn transaction counter enable register (PIPEnTRE) • PIPEn transaction counter register (PIPEnTRN) • Deep standby USB transceiver control/pin monitor register (DPUSR0R) • Deep standby USB suspend/resume interrupt register (DPUSR1R)

Table 2.23 Differences in Functions and Specifications (23)

Item		RX610 Group			RX630 Group																																																																													
Serial communications interface	Functions	<ul style="list-style-type: none"> SCI <table border="1"> <tr><td>Serial communication modes</td><td>Asynchronous</td></tr> <tr><td></td><td>Clock synchronous</td></tr> <tr><td></td><td>Smart card interface</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>TMR clock input</td></tr> </table>			Serial communication modes	Asynchronous		Clock synchronous		Smart card interface		—		—		TMR clock input	<ul style="list-style-type: none"> SClC <table border="1"> <tr><td>Serial communication modes</td><td>Asynchronous</td></tr> <tr><td></td><td>Clock synchronous</td></tr> <tr><td></td><td>Smart card interface</td></tr> <tr><td></td><td>Simple I²C bus</td></tr> <tr><td></td><td>Simple SPI bus</td></tr> <tr><td></td><td>TMR clock input</td></tr> </table>			Serial communication modes	Asynchronous		Clock synchronous		Smart card interface		Simple I ² C bus		Simple SPI bus		TMR clock input	<ul style="list-style-type: none"> SClC <table border="1"> <tr><td>Serial communication modes</td><td>Asynchronous</td></tr> <tr><td></td><td>Clock synchronous</td></tr> <tr><td></td><td>Smart card interface</td></tr> <tr><td></td><td>Simple I²C bus</td></tr> <tr><td></td><td>Simple SPI bus</td></tr> <tr><td></td><td>TMR clock input</td></tr> </table>			Serial communication modes	Asynchronous		Clock synchronous		Smart card interface		Simple I ² C bus		Simple SPI bus		TMR clock input																																				
Serial communication modes	Asynchronous																																																																																	
	Clock synchronous																																																																																	
	Smart card interface																																																																																	
	—																																																																																	
	—																																																																																	
	TMR clock input																																																																																	
Serial communication modes	Asynchronous																																																																																	
	Clock synchronous																																																																																	
	Smart card interface																																																																																	
	Simple I ² C bus																																																																																	
	Simple SPI bus																																																																																	
	TMR clock input																																																																																	
Serial communication modes	Asynchronous																																																																																	
	Clock synchronous																																																																																	
	Smart card interface																																																																																	
	Simple I ² C bus																																																																																	
	Simple SPI bus																																																																																	
	TMR clock input																																																																																	
Registers/bits		<ul style="list-style-type: none"> Serial mode register (SMR) <table border="1"> <tr><td>b0</td><td>CKS[1:0]</td><td>Clock select bits</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b3</td><td>STOP</td><td>Stop bit length select bit</td></tr> <tr><td>b4</td><td>PM</td><td>Parity mode bit</td></tr> <tr><td>b5</td><td>PE</td><td>Parity enable bit</td></tr> <tr><td>b6</td><td>CHR</td><td>Character length bit</td></tr> <tr><td>b7</td><td>CM</td><td>Communications mode bit</td></tr> </table>			b0	CKS[1:0]	Clock select bits	b1	—	(Reserved bit)	b2	—	(Reserved bit)	b3	STOP	Stop bit length select bit	b4	PM	Parity mode bit	b5	PE	Parity enable bit	b6	CHR	Character length bit	b7	CM	Communications mode bit	<ul style="list-style-type: none"> Serial mode register (SMR) <table border="1"> <tr><td>b0</td><td>CKS[1:0]</td><td>Clock select bits</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>MP</td><td>Multi-processor mode bit</td></tr> <tr><td>b3</td><td>STOP</td><td>Stop bit length bit</td></tr> <tr><td>b4</td><td>PM</td><td>Parity mode bit</td></tr> <tr><td>b5</td><td>PE</td><td>Parity enable bit</td></tr> <tr><td>b6</td><td>CHR</td><td>Character length bit</td></tr> <tr><td>b7</td><td>CM</td><td>Communications mode bit</td></tr> </table>			b0	CKS[1:0]	Clock select bits	b1	—	(Reserved bit)	b2	MP	Multi-processor mode bit	b3	STOP	Stop bit length bit	b4	PM	Parity mode bit	b5	PE	Parity enable bit	b6	CHR	Character length bit	b7	CM	Communications mode bit	<ul style="list-style-type: none"> Serial mode register (SMR) <table border="1"> <tr><td>b0</td><td>CKS[1:0]</td><td>Clock select bits</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>MP</td><td>Multi-processor mode bit</td></tr> <tr><td>b3</td><td>STOP</td><td>Stop bit length bit</td></tr> <tr><td>b4</td><td>PM</td><td>Parity mode bit</td></tr> <tr><td>b5</td><td>PE</td><td>Parity enable bit</td></tr> <tr><td>b6</td><td>CHR</td><td>Character length bit</td></tr> <tr><td>b7</td><td>CM</td><td>Communications mode bit</td></tr> </table>			b0	CKS[1:0]	Clock select bits	b1	—	(Reserved bit)	b2	MP	Multi-processor mode bit	b3	STOP	Stop bit length bit	b4	PM	Parity mode bit	b5	PE	Parity enable bit	b6	CHR	Character length bit	b7	CM	Communications mode bit
b0	CKS[1:0]	Clock select bits																																																																																
b1	—	(Reserved bit)																																																																																
b2	—	(Reserved bit)																																																																																
b3	STOP	Stop bit length select bit																																																																																
b4	PM	Parity mode bit																																																																																
b5	PE	Parity enable bit																																																																																
b6	CHR	Character length bit																																																																																
b7	CM	Communications mode bit																																																																																
b0	CKS[1:0]	Clock select bits																																																																																
b1	—	(Reserved bit)																																																																																
b2	MP	Multi-processor mode bit																																																																																
b3	STOP	Stop bit length bit																																																																																
b4	PM	Parity mode bit																																																																																
b5	PE	Parity enable bit																																																																																
b6	CHR	Character length bit																																																																																
b7	CM	Communications mode bit																																																																																
b0	CKS[1:0]	Clock select bits																																																																																
b1	—	(Reserved bit)																																																																																
b2	MP	Multi-processor mode bit																																																																																
b3	STOP	Stop bit length bit																																																																																
b4	PM	Parity mode bit																																																																																
b5	PE	Parity enable bit																																																																																
b6	CHR	Character length bit																																																																																
b7	CM	Communications mode bit																																																																																
<ul style="list-style-type: none"> Serial control register (SCR) <table border="1"> <tr><td>b0</td><td>CKE[1:0]</td><td>Clock enable bits</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>TEIE</td><td>Transmit end interrupt enable bit</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b4</td><td>RE</td><td>Receive enable bit</td></tr> <tr><td>b5</td><td>TE</td><td>Transmit enable bit</td></tr> <tr><td>b6</td><td>RIE</td><td>Receive interrupt enable bit</td></tr> <tr><td>b7</td><td>TIE</td><td>Transmit end interrupt enable bit</td></tr> </table>			b0	CKE[1:0]	Clock enable bits	b1	—	(Reserved bit)	b2	TEIE	Transmit end interrupt enable bit	b3	—	(Reserved bit)	b4	RE	Receive enable bit	b5	TE	Transmit enable bit	b6	RIE	Receive interrupt enable bit	b7	TIE	Transmit end interrupt enable bit	<ul style="list-style-type: none"> Serial control register (SCR) <table border="1"> <tr><td>b0</td><td>CKE[1:0]</td><td>Clock enable bits</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>TEIE</td><td>Transmit end interrupt enable bit</td></tr> <tr><td>b3</td><td>MPIE</td><td>Multi-processor interrupt enable bit</td></tr> <tr><td>b4</td><td>RE</td><td>Receive enable bit</td></tr> <tr><td>b5</td><td>TE</td><td>Transmit enable bit</td></tr> <tr><td>b6</td><td>RIE</td><td>Receive interrupt enable bit</td></tr> <tr><td>b7</td><td>TIE</td><td>Transmit interrupt enable bit</td></tr> </table>			b0	CKE[1:0]	Clock enable bits	b1	—	(Reserved bit)	b2	TEIE	Transmit end interrupt enable bit	b3	MPIE	Multi-processor interrupt enable bit	b4	RE	Receive enable bit	b5	TE	Transmit enable bit	b6	RIE	Receive interrupt enable bit	b7	TIE	Transmit interrupt enable bit	<ul style="list-style-type: none"> Serial control register (SCR) <table border="1"> <tr><td>b0</td><td>CKE[1:0]</td><td>Clock enable bits</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>TEIE</td><td>Transmit end interrupt enable bit</td></tr> <tr><td>b3</td><td>MPIE</td><td>Multi-processor interrupt enable bit</td></tr> <tr><td>b4</td><td>RE</td><td>Receive enable bit</td></tr> <tr><td>b5</td><td>TE</td><td>Transmit enable bit</td></tr> <tr><td>b6</td><td>RIE</td><td>Receive interrupt enable bit</td></tr> <tr><td>b7</td><td>TIE</td><td>Transmit interrupt enable bit</td></tr> </table>			b0	CKE[1:0]	Clock enable bits	b1	—	(Reserved bit)	b2	TEIE	Transmit end interrupt enable bit	b3	MPIE	Multi-processor interrupt enable bit	b4	RE	Receive enable bit	b5	TE	Transmit enable bit	b6	RIE	Receive interrupt enable bit	b7	TIE	Transmit interrupt enable bit		
b0	CKE[1:0]	Clock enable bits																																																																																
b1	—	(Reserved bit)																																																																																
b2	TEIE	Transmit end interrupt enable bit																																																																																
b3	—	(Reserved bit)																																																																																
b4	RE	Receive enable bit																																																																																
b5	TE	Transmit enable bit																																																																																
b6	RIE	Receive interrupt enable bit																																																																																
b7	TIE	Transmit end interrupt enable bit																																																																																
b0	CKE[1:0]	Clock enable bits																																																																																
b1	—	(Reserved bit)																																																																																
b2	TEIE	Transmit end interrupt enable bit																																																																																
b3	MPIE	Multi-processor interrupt enable bit																																																																																
b4	RE	Receive enable bit																																																																																
b5	TE	Transmit enable bit																																																																																
b6	RIE	Receive interrupt enable bit																																																																																
b7	TIE	Transmit interrupt enable bit																																																																																
b0	CKE[1:0]	Clock enable bits																																																																																
b1	—	(Reserved bit)																																																																																
b2	TEIE	Transmit end interrupt enable bit																																																																																
b3	MPIE	Multi-processor interrupt enable bit																																																																																
b4	RE	Receive enable bit																																																																																
b5	TE	Transmit enable bit																																																																																
b6	RIE	Receive interrupt enable bit																																																																																
b7	TIE	Transmit interrupt enable bit																																																																																
<ul style="list-style-type: none"> Serial status register (SSR) <table border="1"> <tr><td>b0</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>TEND</td><td>Transmit end flag</td></tr> <tr><td>b3</td><td>PER</td><td>Parity error flag</td></tr> <tr><td>b4</td><td>FER</td><td>Framing error flag</td></tr> <tr><td>b5</td><td>ORER</td><td>Overrun error flag</td></tr> <tr><td>b6</td><td>RDRF</td><td>Receive data full flag</td></tr> <tr><td>b7</td><td>TDRE</td><td>Transmit data empty flag</td></tr> </table>			b0	—	(Reserved bit)	b1	—	(Reserved bit)	b2	TEND	Transmit end flag	b3	PER	Parity error flag	b4	FER	Framing error flag	b5	ORER	Overrun error flag	b6	RDRF	Receive data full flag	b7	TDRE	Transmit data empty flag	<ul style="list-style-type: none"> Serial status register (SSR) <table border="1"> <tr><td>b0</td><td>MPBT</td><td>Multi-processor bit transfer bit</td></tr> <tr><td>b1</td><td>MPB</td><td>Multi-processor bit</td></tr> <tr><td>b2</td><td>TEND</td><td>Transmit end flag</td></tr> <tr><td>b3</td><td>PER</td><td>Parity error flag</td></tr> <tr><td>b4</td><td>FER</td><td>Framing error flag</td></tr> <tr><td>b5</td><td>ORER</td><td>Overrun error flag</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bit)</td></tr> </table>			b0	MPBT	Multi-processor bit transfer bit	b1	MPB	Multi-processor bit	b2	TEND	Transmit end flag	b3	PER	Parity error flag	b4	FER	Framing error flag	b5	ORER	Overrun error flag	b6	—	(Reserved bit)	b7	—	(Reserved bit)	<ul style="list-style-type: none"> Serial status register (SSR) <table border="1"> <tr><td>b0</td><td>MPBT</td><td>Multi-processor bit transfer bit</td></tr> <tr><td>b1</td><td>MPB</td><td>Multi-processor bit</td></tr> <tr><td>b2</td><td>TEND</td><td>Transmit end flag</td></tr> <tr><td>b3</td><td>PER</td><td>Parity error flag</td></tr> <tr><td>b4</td><td>FER</td><td>Framing error flag</td></tr> <tr><td>b5</td><td>ORER</td><td>Overrun error flag</td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>—</td><td>(Reserved bit)</td></tr> </table>			b0	MPBT	Multi-processor bit transfer bit	b1	MPB	Multi-processor bit	b2	TEND	Transmit end flag	b3	PER	Parity error flag	b4	FER	Framing error flag	b5	ORER	Overrun error flag	b6	—	(Reserved bit)	b7	—	(Reserved bit)		
b0	—	(Reserved bit)																																																																																
b1	—	(Reserved bit)																																																																																
b2	TEND	Transmit end flag																																																																																
b3	PER	Parity error flag																																																																																
b4	FER	Framing error flag																																																																																
b5	ORER	Overrun error flag																																																																																
b6	RDRF	Receive data full flag																																																																																
b7	TDRE	Transmit data empty flag																																																																																
b0	MPBT	Multi-processor bit transfer bit																																																																																
b1	MPB	Multi-processor bit																																																																																
b2	TEND	Transmit end flag																																																																																
b3	PER	Parity error flag																																																																																
b4	FER	Framing error flag																																																																																
b5	ORER	Overrun error flag																																																																																
b6	—	(Reserved bit)																																																																																
b7	—	(Reserved bit)																																																																																
b0	MPBT	Multi-processor bit transfer bit																																																																																
b1	MPB	Multi-processor bit																																																																																
b2	TEND	Transmit end flag																																																																																
b3	PER	Parity error flag																																																																																
b4	FER	Framing error flag																																																																																
b5	ORER	Overrun error flag																																																																																
b6	—	(Reserved bit)																																																																																
b7	—	(Reserved bit)																																																																																
<ul style="list-style-type: none"> Smart card mode register (SCMR) <table border="1"> <tr><td>b0</td><td>SMIF</td><td>Smart card interface mode select bit</td></tr> <tr><td>b2</td><td>SINV</td><td>Transmitted/received data invert bit</td></tr> <tr><td>b3</td><td>SDIR</td><td>Transmitted/received data transfer direction bit</td></tr> <tr><td>b7</td><td>BCP2</td><td>Base clock pulse bit 2</td></tr> </table>			b0	SMIF	Smart card interface mode select bit	b2	SINV	Transmitted/received data invert bit	b3	SDIR	Transmitted/received data transfer direction bit	b7	BCP2	Base clock pulse bit 2	<ul style="list-style-type: none"> Smart card mode register (SCMR) <table border="1"> <tr><td>b0</td><td>SMIF</td><td>Smart card interface mode select bit</td></tr> <tr><td>b2</td><td>SINV</td><td>Smart card data invert bit</td></tr> <tr><td>b3</td><td>SDIR</td><td>Bit order select bit</td></tr> <tr><td>b7</td><td>BCP2</td><td>Base clock pulse bit 2</td></tr> </table>			b0	SMIF	Smart card interface mode select bit	b2	SINV	Smart card data invert bit	b3	SDIR	Bit order select bit	b7	BCP2	Base clock pulse bit 2	<ul style="list-style-type: none"> Smart card mode register (SCMR) <table border="1"> <tr><td>b0</td><td>SMIF</td><td>Smart card interface mode select bit</td></tr> <tr><td>b2</td><td>SINV</td><td>Smart card data invert bit</td></tr> <tr><td>b3</td><td>SDIR</td><td>Bit order select bit</td></tr> <tr><td>b7</td><td>BCP2</td><td>Base clock pulse bit 2</td></tr> </table>			b0	SMIF	Smart card interface mode select bit	b2	SINV	Smart card data invert bit	b3	SDIR	Bit order select bit	b7	BCP2	Base clock pulse bit 2																																						
b0	SMIF	Smart card interface mode select bit																																																																																
b2	SINV	Transmitted/received data invert bit																																																																																
b3	SDIR	Transmitted/received data transfer direction bit																																																																																
b7	BCP2	Base clock pulse bit 2																																																																																
b0	SMIF	Smart card interface mode select bit																																																																																
b2	SINV	Smart card data invert bit																																																																																
b3	SDIR	Bit order select bit																																																																																
b7	BCP2	Base clock pulse bit 2																																																																																
b0	SMIF	Smart card interface mode select bit																																																																																
b2	SINV	Smart card data invert bit																																																																																
b3	SDIR	Bit order select bit																																																																																
b7	BCP2	Base clock pulse bit 2																																																																																
<ul style="list-style-type: none"> Serial extended mode register (SEMR) <table border="1"> <tr><td>b0</td><td>ACSO</td><td>Asynchronous mode clock source select bit</td></tr> <tr><td>b4</td><td>ABCS</td><td>Asynchronous mode base clock select bit</td></tr> <tr><td>b5</td><td>—</td><td>(Reserved bit)</td></tr> </table>			b0	ACSO	Asynchronous mode clock source select bit	b4	ABCS	Asynchronous mode base clock select bit	b5	—	(Reserved bit)	<ul style="list-style-type: none"> Serial extended mode register (SEMR) <table border="1"> <tr><td>b0</td><td>ACSO</td><td>Asynchronous mode clock source select bit</td></tr> <tr><td>b4</td><td>ABCS</td><td>Asynchronous mode base clock select bit</td></tr> <tr><td>b5</td><td>NFEN</td><td>Digital noise filter function enable bit</td></tr> </table>			b0	ACSO	Asynchronous mode clock source select bit	b4	ABCS	Asynchronous mode base clock select bit	b5	NFEN	Digital noise filter function enable bit	<ul style="list-style-type: none"> Serial extended mode register (SEMR) <table border="1"> <tr><td>b0</td><td>ACSO</td><td>Asynchronous mode clock source select bit</td></tr> <tr><td>b4</td><td>ABCS</td><td>Asynchronous mode base clock select bit</td></tr> <tr><td>b5</td><td>NFEN</td><td>Digital noise filter function enable bit</td></tr> </table>			b0	ACSO	Asynchronous mode clock source select bit	b4	ABCS	Asynchronous mode base clock select bit	b5	NFEN	Digital noise filter function enable bit																																															
b0	ACSO	Asynchronous mode clock source select bit																																																																																
b4	ABCS	Asynchronous mode base clock select bit																																																																																
b5	—	(Reserved bit)																																																																																
b0	ACSO	Asynchronous mode clock source select bit																																																																																
b4	ABCS	Asynchronous mode base clock select bit																																																																																
b5	NFEN	Digital noise filter function enable bit																																																																																
b0	ACSO	Asynchronous mode clock source select bit																																																																																
b4	ABCS	Asynchronous mode base clock select bit																																																																																
b5	NFEN	Digital noise filter function enable bit																																																																																

Table 2.24 Differences in Functions and Specifications (24)

Item		RX610 Group	RX630 Group																																																
Serial communications interface	Registers/bits	—	<ul style="list-style-type: none"> Noise filter setting register (SNFR) I²C mode register 1 (SIMR1) I²C mode register 2 (SIMR2) I²C mode register 3 (SIMR3) I²C status mode register (SISR) SPI mode register (SPMR) Extended serial module enable register (ESMER) Control register 0 (CR0) Control register 1 (CR1) Control register 2 (CR2) Control register 3 (CR3) Port control register (PCR) Interrupt control register (ICR) Status register (STR) Status clear register (STCR) Control field 0 data register (CF0DR) Control field 0 compare enable register (CF0CR) Control field 0 receive data register (CF0RR) Primary control field 1 data register (PCF1DR) Secondary control field 1 data register (SCF1DR) Control field 1 compare enable register (CF1CR) Control field 1 receive data register (CF1RR) Timer control register (TCR) Timer mode register (TMR) Timer prescaler register (TPRE) Timer count register (TCNT) 																																																
I ² C bus interface	Functions	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td>Usage notes</td> <td>Setting input buffer control register</td> </tr> <tr> <td></td> <td>Timings for writing and outputting of transmit acknowledge bit</td> </tr> <tr> <td></td> <td>Restrictions on timings for stop condition issuance request and transmit data writing in master transmitter mode</td> </tr> <tr> <td></td> <td>Notes when communication is restarted with the NACK reception in master mode</td> </tr> <tr> <td></td> <td>Notes on the RDRF flag set timing selection bit (RDRFS)</td> </tr> <tr> <td></td> <td>—</td> </tr> </table>	Usage notes	Setting input buffer control register		Timings for writing and outputting of transmit acknowledge bit		Restrictions on timings for stop condition issuance request and transmit data writing in master transmitter mode		Notes when communication is restarted with the NACK reception in master mode		Notes on the RDRF flag set timing selection bit (RDRFS)		—	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr> <td>Usage notes</td> <td>—</td> </tr> <tr> <td></td> <td>Points to note on starting transfer</td> </tr> </table>	Usage notes	—		—		—		—		—		Points to note on starting transfer																								
Usage notes	Setting input buffer control register																																																		
	Timings for writing and outputting of transmit acknowledge bit																																																		
	Restrictions on timings for stop condition issuance request and transmit data writing in master transmitter mode																																																		
	Notes when communication is restarted with the NACK reception in master mode																																																		
	Notes on the RDRF flag set timing selection bit (RDRFS)																																																		
	—																																																		
Usage notes	—																																																		
	—																																																		
	—																																																		
	—																																																		
	—																																																		
	Points to note on starting transfer																																																		
	Registers/bits	<ul style="list-style-type: none"> I²C bus mode register 3 (ICMR3) <table border="1"> <tr> <td>b0</td> <td>NF[1:0]</td> <td>Noise filter stage selection bits</td> </tr> <tr> <td>b1</td> <td></td> <td></td> </tr> <tr> <td>b2</td> <td>ACKBR</td> <td>Receive acknowledge bit</td> </tr> <tr> <td>b3</td> <td>ACKBT</td> <td>Transmit acknowledge bit</td> </tr> <tr> <td>b4</td> <td>ACKWP</td> <td>ACKBT write protect bit</td> </tr> <tr> <td>b5</td> <td>RDRFS</td> <td>RDRF flag set timing selection bit</td> </tr> <tr> <td>b6</td> <td>WAIT</td> <td>Wait bit</td> </tr> <tr> <td>b7</td> <td>SMBS</td> <td>SMBus/I²C bus selection bit</td> </tr> </table> <ul style="list-style-type: none"> NF[1:0] <ul style="list-style-type: none"> 00b: Noise up to 1-PCLK is filtered out. 01b: Noise up to 2-PCLK is filtered out. 10b: Noise up to 3-PCLK is filtered out. 11b: Noise up to 4-PCLK is filtered out. 	b0	NF[1:0]	Noise filter stage selection bits	b1			b2	ACKBR	Receive acknowledge bit	b3	ACKBT	Transmit acknowledge bit	b4	ACKWP	ACKBT write protect bit	b5	RDRFS	RDRF flag set timing selection bit	b6	WAIT	Wait bit	b7	SMBS	SMBus/I ² C bus selection bit	<ul style="list-style-type: none"> I²C bus mode register 3 (ICMR3) <table border="1"> <tr> <td>b0</td> <td>NF[1:0]</td> <td>Noise filter stage selection bits</td> </tr> <tr> <td>b1</td> <td></td> <td></td> </tr> <tr> <td>b2</td> <td>ACKBR</td> <td>Receive acknowledge bit</td> </tr> <tr> <td>b3</td> <td>ACKBT</td> <td>Transmit acknowledge bit</td> </tr> <tr> <td>b4</td> <td>ACKWP</td> <td>ACKBT write protect bit</td> </tr> <tr> <td>b5</td> <td>RDRFS</td> <td>RDRF flag set timing selection bit</td> </tr> <tr> <td>b6</td> <td>WAIT</td> <td>Wait bit</td> </tr> <tr> <td>b7</td> <td>SMBS</td> <td>SMBus/I²C bus selection bit</td> </tr> </table> <ul style="list-style-type: none"> NF[1:0] <ul style="list-style-type: none"> 00b: Noise up to 1-IICϕ is filtered out. 01b: Noise up to 2-IICϕ is filtered out. 10b: Noise up to 3-IICϕ is filtered out. 11b: Noise up to 4-IICϕ is filtered out. 	b0	NF[1:0]	Noise filter stage selection bits	b1			b2	ACKBR	Receive acknowledge bit	b3	ACKBT	Transmit acknowledge bit	b4	ACKWP	ACKBT write protect bit	b5	RDRFS	RDRF flag set timing selection bit	b6	WAIT	Wait bit	b7	SMBS	SMBus/I ² C bus selection bit
b0	NF[1:0]	Noise filter stage selection bits																																																	
b1																																																			
b2	ACKBR	Receive acknowledge bit																																																	
b3	ACKBT	Transmit acknowledge bit																																																	
b4	ACKWP	ACKBT write protect bit																																																	
b5	RDRFS	RDRF flag set timing selection bit																																																	
b6	WAIT	Wait bit																																																	
b7	SMBS	SMBus/I ² C bus selection bit																																																	
b0	NF[1:0]	Noise filter stage selection bits																																																	
b1																																																			
b2	ACKBR	Receive acknowledge bit																																																	
b3	ACKBT	Transmit acknowledge bit																																																	
b4	ACKWP	ACKBT write protect bit																																																	
b5	RDRFS	RDRF flag set timing selection bit																																																	
b6	WAIT	Wait bit																																																	
b7	SMBS	SMBus/I ² C bus selection bit																																																	

Table 2.25 Differences in Functions and Specifications (25)

Item		RX610 Group	RX630 Group
CAN module	Registers/bits	—	<ul style="list-style-type: none"> • Control register (CTLR) • Bit configuration register (BCR) • Mask register k (MKRk) • FIFO received ID compare registers 0 and 1 (FIDCR0 and FIDCR1) • Mask invalid register (MKIVLR) • Mailbox register j (MBj) • Mailbox interrupt enable register (MIER) • Message control register j (MCTLj) • Receive FIFO control register (RFCR) • Receive FIFO pointer control register (RFPCR) • Transmit FIFO control register (TFCR) • Transmit FIFO pointer control register (TFPCR) • Status register (STR) • Mailbox search mode register (MSMR) • Mailbox search status register (MSSR) • Channel search support register (CSSR) • Acceptance filter support register (AFSR) • Error interrupt enable register (EIER) • Error interrupt factor judge register (EIFR) • Receive error count register (RECR) • Transmit error count register (TECR) • Error code store register (ECSR) • Time stamp register (TSR) • Test control register (TCR)
Serial peripheral interface	Registers/bits	—	<ul style="list-style-type: none"> • RSPI control register (SPCR) • RSPI slave select polarity register (SSLP) • RSPI pin control register (SPPCR) • RSPI status register (SPSR) • RSPI data register (SPDR) • RSPI sequence control register (SPSCR) • RSPI sequence status register (SPSSR) • RSPI bit rate register (SPBR) • RSPI data control register (SPDCR) • RSPI clock delay register (SPCKD) • RSPI slave select negation delay register (SSLND) • RSPI next-access delay register (SPND) • RSPI control register 2 (SPCR2) • RSPI command registers 0 to 7 (SPCMD0 to SPCMD7)

Table 2.26 Differences in Functions and Specifications (26)

Item		RX610 Group	RX630 Group
IEBus™ controller	Registers/bits	—	<ul style="list-style-type: none"> • IEBus control register (IECTR) • IEBus command register (IECMR) • IEBus master control register (IEMCR) • IEBus master unit address register 1 (IEAR1) • IEBus master unit address register 2 (IEAR2) • IEBus slave address setting register 1 (IESA1) • IEBus slave address setting register 2 (IESA2) • IEBus transmit message length register (IETBFL) • IEBus reception master address register 1 (IEMA1) • IEBus reception master address register 2 (IEMA2) • IEBus receive control field register (IERCTL) • IEBus receive message length register (IERBFL) • IEBus lock address register 1 (IELA1) • IEBus lock address register 2 (IELA2) • IEBus general flag register (IEFLG) • IEBus transmit status register (IETSR) • IEBus transmit interrupt enable register (IEIET) • IEBus receive status register (IERSR) • IEBus receive interrupt enable register (IEIER) • IEBus clock selection register (IECKSR) • IEBus transmit data buffer registers 001 to 032 (IETB001 to IETB032) • IEBus receive data buffer registers 001 to 032 (IERB001 to IERB032)
12-bit A/D converter	Registers/bits	—	<ul style="list-style-type: none"> • A/D control register (ADCSR) • A/D channel select register 0 (ADANS0) • A/D channel select register 1 (ADANS1) • A/D-converted value addition mode select register 0 (ADADS0) • A/D-converted value addition mode select register 1 (ADADS1) • A/D-converted value addition count select register (ADADC) • A/D control extended register (ADCER) • A/D start trigger select register (ADSTRGR) • A/D-converted extended input control register (ADEXICR) • A/D temperature sensor data register (ADTSR) • A/D internal reference voltage data register (ADOCDR) • A/D data register y (ADDRy) • A/D sampling state register 01 (ADSSTR01) • A/D sampling state register 23 (ADSSTR23)

Table 2.27 Differences in Functions and Specifications (27)

Item		RX610 Group			RX630 Group																																																
10-bit A/D converter	Functions	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Input channels</td><td>(1 unit × 4 channels) × 4</td></tr> <tr><td>Start triggers</td><td>Software trigger</td></tr> <tr><td></td><td>TPU</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>TMR</td></tr> <tr><td></td><td>External trigger (ADTRG0# pin)</td></tr> <tr><td></td><td>External trigger (ADTRG1# pin)</td></tr> <tr><td></td><td>External trigger (ADTRG2# pin)</td></tr> <tr><td></td><td>External trigger (ADTRG3# pin)</td></tr> <tr><td>Functions</td><td>Sample-and-hold function</td></tr> <tr><td></td><td>Adjustable number of sampling states</td></tr> <tr><td></td><td>—</td></tr> </table>			Input channels	(1 unit × 4 channels) × 4	Start triggers	Software trigger		TPU		—		TMR		External trigger (ADTRG0# pin)		External trigger (ADTRG1# pin)		External trigger (ADTRG2# pin)		External trigger (ADTRG3# pin)	Functions	Sample-and-hold function		Adjustable number of sampling states		—	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Input channels</td><td>1 unit × 8 channels + 1 extended channel</td></tr> <tr><td>Start triggers</td><td>Software trigger</td></tr> <tr><td></td><td>TPU</td></tr> <tr><td></td><td>MTU</td></tr> <tr><td></td><td>TMR</td></tr> <tr><td></td><td>External trigger (ADTRG# pin)</td></tr> <tr><td></td><td>—</td></tr> <tr><td></td><td>—</td></tr> <tr><td>Functions</td><td>Sample-and-hold function</td></tr> <tr><td></td><td>Adjustable number of sampling states</td></tr> <tr><td></td><td>10-bit A/D converter self-diagnostic function</td></tr> </table>			Input channels	1 unit × 8 channels + 1 extended channel	Start triggers	Software trigger		TPU		MTU		TMR		External trigger (ADTRG# pin)		—		—	Functions	Sample-and-hold function		Adjustable number of sampling states		10-bit A/D converter self-diagnostic function
Input channels	(1 unit × 4 channels) × 4																																																				
Start triggers	Software trigger																																																				
	TPU																																																				
	—																																																				
	TMR																																																				
	External trigger (ADTRG0# pin)																																																				
	External trigger (ADTRG1# pin)																																																				
	External trigger (ADTRG2# pin)																																																				
	External trigger (ADTRG3# pin)																																																				
Functions	Sample-and-hold function																																																				
	Adjustable number of sampling states																																																				
	—																																																				
Input channels	1 unit × 8 channels + 1 extended channel																																																				
Start triggers	Software trigger																																																				
	TPU																																																				
	MTU																																																				
	TMR																																																				
	External trigger (ADTRG# pin)																																																				
	—																																																				
	—																																																				
Functions	Sample-and-hold function																																																				
	Adjustable number of sampling states																																																				
	10-bit A/D converter self-diagnostic function																																																				
<ul style="list-style-type: none"> A/D data register A to D (ADDRA to ADDRD) 			<ul style="list-style-type: none"> A/D data register A to D (ADDRA to ADDRD) 																																																		
—			<ul style="list-style-type: none"> A/D data register E to H (ADDRE to ADDRH) 																																																		
<ul style="list-style-type: none"> A/D control / status register (ADCSR) <table border="1"> <tr><td>b0</td><td>CH[3:0]</td><td>Channel select bits</td></tr> <tr><td>b3</td><td></td><td></td></tr> <tr><td>b5</td><td>ADST</td><td>A/D start bit</td></tr> <tr><td>b6</td><td>ADIE</td><td>A/D interrupt enable bit</td></tr> </table>			b0	CH[3:0]	Channel select bits	b3			b5	ADST	A/D start bit	b6	ADIE	A/D interrupt enable bit	<ul style="list-style-type: none"> A/D control / status register (ADCSR) <table border="1"> <tr><td>b0</td><td>CH[2:0]</td><td>Channel select bits</td></tr> <tr><td>b2</td><td></td><td></td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b5</td><td>ADST</td><td>A/D start bit</td></tr> <tr><td>b6</td><td>ADIE</td><td>A/D interrupt enable bit</td></tr> </table>			b0	CH[2:0]	Channel select bits	b2			b3	—	(Reserved bit)	b5	ADST	A/D start bit	b6	ADIE	A/D interrupt enable bit																					
b0	CH[3:0]	Channel select bits																																																			
b3																																																					
b5	ADST	A/D start bit																																																			
b6	ADIE	A/D interrupt enable bit																																																			
b0	CH[2:0]	Channel select bits																																																			
b2																																																					
b3	—	(Reserved bit)																																																			
b5	ADST	A/D start bit																																																			
b6	ADIE	A/D interrupt enable bit																																																			
<ul style="list-style-type: none"> AD0.ADCSR.CH[3:0] <ul style="list-style-type: none"> 0000b: AN0 (single mode) / AN0 (scan mode) 0001b: AN1 (single mode) / AN0 and AN1 (scan mode) 0010b: AN2 (single mode) / AN0 to AN2 (scan mode) 0011b: AN3 (single mode) / AN0 to AN3 (scan mode) 			<ul style="list-style-type: none"> ADCSR.CH[2:0] <ul style="list-style-type: none"> 000b: AN0 (single mode) / AN0 (scan mode) 001b: AN1 (single mode) / AN0 and AN1 (scan mode) 010b: AN2 (single mode) / AN0 to AN2 (scan mode) 011b: AN3 (single mode) / AN0 to AN3 (scan mode) 100b: AN4 (single mode) / AN0 to AN4 (scan mode) 101b: AN5 (single mode) / AN0 to AN5 (scan mode) 110b: AN6 (single mode) / AN0 to AN6 (scan mode) 111b: AN7 (single mode) / AN0 to AN7 (scan mode) 																																																		
<ul style="list-style-type: none"> AD1.ADCSR.CH[3:0] <ul style="list-style-type: none"> 0000b: AN4 (single mode) / AN4 (scan mode) 0001b: AN5 (single mode) / AN4 and AN5 (scan mode) 0010b: AN6 (single mode) / AN4 to AN6 (scan mode) 0011b: AN7 (single mode) / AN4 to AN7 (scan mode) 																																																					
<ul style="list-style-type: none"> AD2.ADCSR.CH[3:0] <ul style="list-style-type: none"> 0000b: AN8 (single mode) / AN8 (scan mode) 0001b: AN9 (single mode) / AN8 and AN9 (scan mode) 0010b: AN10 (single mode) / AN8 to AN10 (scan mode) 0011b: AN11 (single mode) / AN8 to AN11 (scan mode) 																																																					
<ul style="list-style-type: none"> AD3.ADCSR.CH[3:0] <ul style="list-style-type: none"> 0000b: AN12 (single mode) / AN12 (scan mode) 0001b: AN13 (single mode) / AN12 and AN13 (scan mode) 0010b: AN14 (single mode) / AN12 to AN14 (scan mode) 0011b: AN15 (single mode) / AN12 to AN15 (scan mode) 																																																					

Table 2.28 Differences in Functions and Specifications (28)

Item		RX610 Group			RX630 Group																																				
10-bit A/D converter	Registers/bits	<ul style="list-style-type: none"> A/D control register (ADCR) <table border="1"> <tr><td>b0</td><td>MODE[1:0]</td><td>Operation mode select bits</td></tr> <tr><td>b1</td><td></td><td></td></tr> <tr><td>b2</td><td>CKS[1:0]</td><td>Clock select bits</td></tr> <tr><td>b3</td><td></td><td></td></tr> <tr><td>b5</td><td>TRGS[2:0]</td><td>Trigger select bits</td></tr> <tr><td>b7</td><td></td><td></td></tr> </table> <ul style="list-style-type: none"> AD0.ADCR.TGRS[2:0] <ul style="list-style-type: none"> 000b: Software trigger 001b: Compare-match/input-capture A signals from TPU0 to TPU5 010b: Compare-match A signal from TMR0 011b: A/D conversion start trigger pin (ADTRG0# pin) 100b: Compare-match/input-capture A signal from TPU0 101b: Compare-match/input-capture A signals from TPU6 to TPU11 110b: (Setting prohibited) 111b: (Setting prohibited) AD1.ADCR.TGRS[2:0] <ul style="list-style-type: none"> 000b: Software trigger 001b: Compare-match/input-capture A signals from TPU0 to TPU5 010b: Compare-match A signal from TMR0 011b: A/D conversion start trigger pin (ADTRG1# pin) 100b: Compare-match/input-capture B signal from TPU0 101b: Compare-match/input-capture A signals from TPU6 to TPU11 110b: (Setting prohibited) 111b: A/D conversion start trigger pin (ADTRG0# pin) AD2.ADCR.TGRS[2:0] <ul style="list-style-type: none"> 000b: Software trigger 001b: Compare-match/input-capture A signals from TPU0 to TPU5 010b: Compare-match A signal from TMR2 011b: A/D conversion start trigger pin (ADTRG2# pin) 100b: Compare-match/input-capture C signal from TPU0 101b: Compare-match/input-capture A signals from TPU6 to TPU11 110b: (Setting prohibited) 111b: (Setting prohibited) AD3.ADCR.TGRS[2:0] <ul style="list-style-type: none"> 000b: Software trigger 001b: Compare-match/input-capture A signals from TPU0 to TPU5 010b: Compare-match A signal from TMR2 011b: A/D conversion start trigger pin (ADTRG3# pin) 100b: Compare-match/input-capture D signal from TPU0 101b: Compare-match/input-capture A signals from TPU6 to TPU11 110b: (Setting prohibited) 111b: A/D conversion start trigger pin (ADTRG2# pin) 	b0	MODE[1:0]	Operation mode select bits	b1			b2	CKS[1:0]	Clock select bits	b3			b5	TRGS[2:0]	Trigger select bits	b7			<ul style="list-style-type: none"> A/D control register (ADCR) <table border="1"> <tr><td>b0</td><td>MODE[1:0]</td><td>Operation mode select bits</td></tr> <tr><td>b1</td><td></td><td></td></tr> <tr><td>b2</td><td>CKS[1:0]</td><td>Clock select bits</td></tr> <tr><td>b3</td><td></td><td></td></tr> <tr><td>b5</td><td>TRGS[2:0]</td><td>Trigger select bits</td></tr> <tr><td>b7</td><td></td><td></td></tr> </table> <ul style="list-style-type: none"> ADCR.TRGS[2:0] <ul style="list-style-type: none"> 000b: Software trigger 001b: Compare-match/input-capture A signals from MTU0 to MTU4 010b: Compare-match signal from TMR0 011b: A/D conversion start trigger pin (ADTRG# pin) 100b: Compare-match/input-capture A signal from MTU0 101b: Compare-match/input-capture A signals from TPU0 to TPU4 110b: Compare-match signal from MTU4 111b: Compare-match/input-capture A signal from TPUA0 			b0	MODE[1:0]	Operation mode select bits	b1			b2	CKS[1:0]	Clock select bits	b3			b5	TRGS[2:0]	Trigger select bits	b7		
b0	MODE[1:0]	Operation mode select bits																																							
b1																																									
b2	CKS[1:0]	Clock select bits																																							
b3																																									
b5	TRGS[2:0]	Trigger select bits																																							
b7																																									
b0	MODE[1:0]	Operation mode select bits																																							
b1																																									
b2	CKS[1:0]	Clock select bits																																							
b3																																									
b5	TRGS[2:0]	Trigger select bits																																							
b7																																									
		<ul style="list-style-type: none"> ADDRy format select register (ADPR) <table border="1"> <tr><td>b4</td><td>—</td><td>(Reserved bits)</td></tr> <tr><td>b5</td><td></td><td></td></tr> <tr><td>b6</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>DPSEL</td><td>ADDRy format select bit</td></tr> </table>			b4	—	(Reserved bits)	b5			b6	—	(Reserved bit)	b7	DPSEL	ADDRy format select bit	<ul style="list-style-type: none"> A/D control register 2 (ADCR2) <table border="1"> <tr><td>b4</td><td>EXSEL[1:0]</td><td>Extended analog input select bits</td></tr> <tr><td>b5</td><td></td><td></td></tr> <tr><td>b6</td><td>EXOEN</td><td>Extended analog output control bit</td></tr> <tr><td>b7</td><td>DPSEL</td><td>ADDRy format select bit</td></tr> </table>			b4	EXSEL[1:0]	Extended analog input select bits	b5			b6	EXOEN	Extended analog output control bit	b7	DPSEL	ADDRy format select bit										
b4	—	(Reserved bits)																																							
b5																																									
b6	—	(Reserved bit)																																							
b7	DPSEL	ADDRy format select bit																																							
b4	EXSEL[1:0]	Extended analog input select bits																																							
b5																																									
b6	EXOEN	Extended analog output control bit																																							
b7	DPSEL	ADDRy format select bit																																							
		<ul style="list-style-type: none"> — 			<ul style="list-style-type: none"> A/D self-diagnostic register (ADDIAGR) 																																				
D/A converter	Functions	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>—</td><td>—</td></tr> </table>			—	—	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Countermeasure against interference from analog modules</td><td>Countermeasure against interference between D/A and A/D converters*</td></tr> </table>			Countermeasure against interference from analog modules	Countermeasure against interference between D/A and A/D converters*																														
—	—																																								
Countermeasure against interference from analog modules	Countermeasure against interference between D/A and A/D converters*																																								
<ul style="list-style-type: none"> — 			<p>Note: This function is not implemented in products with on-chip ROM capacity of 1.5 MB or more or with 176 pins or more.</p> <ul style="list-style-type: none"> D/A A/D synchronous start control register (DAADSCR) 																																						
Temperature sensor	Registers/bits	<ul style="list-style-type: none"> — 			<ul style="list-style-type: none"> Temperature sensor control register (TSCR) 																																				

Table 2.29 Differences in Functions and Specifications (29)

Item	RX610 Group		RX630 Group																																																																	
Flash memory for code storage	Functions	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Write unit</td><td>256-byte units</td></tr> <tr><td>Block structure</td><td>— 8 KB × 8 blocks — — 64 KB × 9 blocks 128 KB × 11 blocks (max)</td></tr> <tr><td>BG0 (background operation) function</td><td> <ul style="list-style-type: none"> Programs located in the ROM area can be executed during data flash program or erase operations. The CPU can execute programs located in areas other than the ROM or data flash areas during ROM program or erase operations. </td></tr> <tr><td rowspan="3">On-board programming</td><td>Boot mode — User boot mode User program</td></tr> <tr><td>Off-board programming</td></tr> <tr><td>Protection functions</td></tr> </table>	Write unit	256-byte units	Block structure	— 8 KB × 8 blocks — — 64 KB × 9 blocks 128 KB × 11 blocks (max)	BG0 (background operation) function	<ul style="list-style-type: none"> Programs located in the ROM area can be executed during data flash program or erase operations. The CPU can execute programs located in areas other than the ROM or data flash areas during ROM program or erase operations. 	On-board programming	Boot mode — User boot mode User program	Off-board programming	Protection functions	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Program unit</td><td>128-byte units</td></tr> <tr><td>Block structure</td><td>4 KB × 8 blocks — 16 KB × 30 blocks (max) 32 KB × 16 blocks (max) 64 KB × 16 blocks (max) —</td></tr> <tr><td>BG0 (background operation) function</td><td>The CPU can execute programs in the ROM area during E2 data flash P/E operations.</td></tr> </table>	Program unit	128-byte units	Block structure	4 KB × 8 blocks — 16 KB × 30 blocks (max) 32 KB × 16 blocks (max) 64 KB × 16 blocks (max) —	BG0 (background operation) function	The CPU can execute programs in the ROM area during E2 data flash P/E operations.	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>On-board programming</td><td>Boot mode USB boot mode User boot mode User program</td></tr> <tr><td>Off-board programming</td><td>The user area and the user boot area can be programmed using a Flash programmer.</td></tr> <tr><td>Protection functions</td><td>Command-locked state</td></tr> </table>	On-board programming	Boot mode USB boot mode User boot mode User program	Off-board programming	The user area and the user boot area can be programmed using a Flash programmer.	Protection functions	Command-locked state																																										
Write unit	256-byte units																																																																			
Block structure	— 8 KB × 8 blocks — — 64 KB × 9 blocks 128 KB × 11 blocks (max)																																																																			
BG0 (background operation) function	<ul style="list-style-type: none"> Programs located in the ROM area can be executed during data flash program or erase operations. The CPU can execute programs located in areas other than the ROM or data flash areas during ROM program or erase operations. 																																																																			
On-board programming	Boot mode — User boot mode User program																																																																			
	Off-board programming																																																																			
	Protection functions																																																																			
Program unit	128-byte units																																																																			
Block structure	4 KB × 8 blocks — 16 KB × 30 blocks (max) 32 KB × 16 blocks (max) 64 KB × 16 blocks (max) —																																																																			
BG0 (background operation) function	The CPU can execute programs in the ROM area during E2 data flash P/E operations.																																																																			
On-board programming	Boot mode USB boot mode User boot mode User program																																																																			
Off-board programming	The user area and the user boot area can be programmed using a Flash programmer.																																																																			
Protection functions	Command-locked state																																																																			
<ul style="list-style-type: none"> Flash status register 1 (FSTATR1) <ul style="list-style-type: none"> b1 to b0: Reserved bits The read value is undefined. Writing to these bits has no effect. b7: FCU error bit 	<ul style="list-style-type: none"> Flash status register 1 (FSTATR1) <ul style="list-style-type: none"> b1 to b0: Reserved bits These bits are read as 0. Writing to them has no effect. b7: FCU error flag 	<ul style="list-style-type: none"> Flash status register 1 (FSTATR1) 																																																																		
<ul style="list-style-type: none"> Flash P/E mode entry register (FENTRYR) <table border="1"> <tr><td>b0</td><td>FENTRY0</td><td>ROM P/E mode entry bit 0</td></tr> <tr><td>b1</td><td>FENTRY1</td><td>ROM P/E mode entry bit 1</td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b3</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b7</td><td>FENTRYD</td><td>E2 data flash P/E mode entry bit</td></tr> <tr><td>b8</td><td>FEKEY[7:0]</td><td>Key code</td></tr> <tr><td>b15</td><td></td><td></td></tr> <tr><td colspan="3"> <ul style="list-style-type: none"> FENTRYR.FENTRY1 FENTRY1: 2 MB / 1.5 MB </td></tr> </table> 	b0	FENTRY0	ROM P/E mode entry bit 0	b1	FENTRY1	ROM P/E mode entry bit 1	b2	—	(Reserved bit)	b3	—	(Reserved bit)	b7	FENTRYD	E2 data flash P/E mode entry bit	b8	FEKEY[7:0]	Key code	b15			<ul style="list-style-type: none"> FENTRYR.FENTRY1 FENTRY1: 2 MB / 1.5 MB 			<table border="1"> <tr><td>b0</td><td>FENTRY0</td><td>ROM P/E mode entry bit 0</td></tr> <tr><td>b1</td><td>FENTRY1</td><td>ROM P/E mode entry bit 1</td></tr> <tr><td>b2</td><td>FENTRY2</td><td>ROM P/E mode entry bit 2</td></tr> <tr><td>b3</td><td>FENTRY3</td><td>ROM P/E mode entry bit 3</td></tr> <tr><td>b7</td><td>FENTRYD</td><td>E2 data flash P/E mode entry bit</td></tr> <tr><td>b8</td><td>FEKEY[7:0]</td><td>Key code</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table>	b0	FENTRY0	ROM P/E mode entry bit 0	b1	FENTRY1	ROM P/E mode entry bit 1	b2	FENTRY2	ROM P/E mode entry bit 2	b3	FENTRY3	ROM P/E mode entry bit 3	b7	FENTRYD	E2 data flash P/E mode entry bit	b8	FEKEY[7:0]	Key code	b15			<ul style="list-style-type: none"> Flash P/E mode entry register (FENTRYR) <table border="1"> <tr><td>b0</td><td>FENTRY0</td><td>ROM P/E mode entry bit 0</td></tr> <tr><td>b1</td><td>FENTRY1</td><td>ROM P/E mode entry bit 1</td></tr> <tr><td>b2</td><td>FENTRY2</td><td>ROM P/E mode entry bit 2</td></tr> <tr><td>b3</td><td>FENTRY3</td><td>ROM P/E mode entry bit 3</td></tr> <tr><td>b7</td><td>FENTRYD</td><td>E2 data flash P/E mode entry bit</td></tr> <tr><td>b8</td><td>FEKEY[7:0]</td><td>Key code</td></tr> <tr><td>b15</td><td></td><td></td></tr> </table> 	b0	FENTRY0	ROM P/E mode entry bit 0	b1	FENTRY1	ROM P/E mode entry bit 1	b2	FENTRY2	ROM P/E mode entry bit 2	b3	FENTRY3	ROM P/E mode entry bit 3	b7	FENTRYD	E2 data flash P/E mode entry bit	b8	FEKEY[7:0]	Key code	b15		
b0	FENTRY0	ROM P/E mode entry bit 0																																																																		
b1	FENTRY1	ROM P/E mode entry bit 1																																																																		
b2	—	(Reserved bit)																																																																		
b3	—	(Reserved bit)																																																																		
b7	FENTRYD	E2 data flash P/E mode entry bit																																																																		
b8	FEKEY[7:0]	Key code																																																																		
b15																																																																				
<ul style="list-style-type: none"> FENTRYR.FENTRY1 FENTRY1: 2 MB / 1.5 MB 																																																																				
b0	FENTRY0	ROM P/E mode entry bit 0																																																																		
b1	FENTRY1	ROM P/E mode entry bit 1																																																																		
b2	FENTRY2	ROM P/E mode entry bit 2																																																																		
b3	FENTRY3	ROM P/E mode entry bit 3																																																																		
b7	FENTRYD	E2 data flash P/E mode entry bit																																																																		
b8	FEKEY[7:0]	Key code																																																																		
b15																																																																				
b0	FENTRY0	ROM P/E mode entry bit 0																																																																		
b1	FENTRY1	ROM P/E mode entry bit 1																																																																		
b2	FENTRY2	ROM P/E mode entry bit 2																																																																		
b3	FENTRY3	ROM P/E mode entry bit 3																																																																		
b7	FENTRYD	E2 data flash P/E mode entry bit																																																																		
b8	FEKEY[7:0]	Key code																																																																		
b15																																																																				
<ul style="list-style-type: none"> Peripheral clock notification register (PCKAR) <p>These bits are used to set the peripheral clock (PCLK) at the programming/erasure of ROM/data flash.</p> 	<ul style="list-style-type: none"> Peripheral clock notification register (PCKAR) <p>These bits are used to set the FlashIF clock (FCLK) at the programming/erasure of the ROM/E2 data flash.</p> 	<ul style="list-style-type: none"> Peripheral clock notification register (PCKAR) 																																																																		
Flash memory for data storage	Functions	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Reading via the peripheral bus</td><td>A read operation takes three cycles of PCLK3 in words or bytes.</td></tr> <tr><td>Write unit</td><td>8-byte or 128-byte units</td></tr> <tr><td>Programming command</td><td>2nd cycle data: 04h (8 bytes) 40h (128 bytes)</td></tr> <tr><td>Block structure</td><td>8 KB × 4 blocks</td></tr> <tr><td>Blank check unit</td><td>8 KB/8-byte units</td></tr> <tr><td>BG0 (background operation) function</td><td> <ul style="list-style-type: none"> The CPU can execute programs located in areas other than the ROM or data flash areas during ROM program or erase operations. Programs located in the ROM area can be executed during data flash program or erase operations. </td></tr> <tr><td rowspan="4">On-board programming</td><td>Boot mode — User boot mode User program</td></tr> <tr><td></td></tr> <tr><td></td></tr> <tr><td></td></tr> </table>	Reading via the peripheral bus	A read operation takes three cycles of PCLK3 in words or bytes.	Write unit	8-byte or 128-byte units	Programming command	2nd cycle data: 04h (8 bytes) 40h (128 bytes)	Block structure	8 KB × 4 blocks	Blank check unit	8 KB/8-byte units	BG0 (background operation) function	<ul style="list-style-type: none"> The CPU can execute programs located in areas other than the ROM or data flash areas during ROM program or erase operations. Programs located in the ROM area can be executed during data flash program or erase operations. 	On-board programming	Boot mode — User boot mode User program				<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>Reading via the peripheral bus</td><td>A read operation takes three cycles of FCLK6 in words or bytes.</td></tr> <tr><td>Program unit</td><td>2-byte units</td></tr> <tr><td>Programming command</td><td>2nd cycle data: 01h (2 bytes)</td></tr> <tr><td>Block structure</td><td>32 byte × 1024 blocks</td></tr> <tr><td>Blank check unit</td><td>2 KB/2-byte units</td></tr> <tr><td>BG0 (background operation) function</td><td>The CPU can execute programs in the ROM area during E2 data flash P/E operations.</td></tr> </table>	Reading via the peripheral bus	A read operation takes three cycles of FCLK6 in words or bytes.	Program unit	2-byte units	Programming command	2nd cycle data: 01h (2 bytes)	Block structure	32 byte × 1024 blocks	Blank check unit	2 KB/2-byte units	BG0 (background operation) function	The CPU can execute programs in the ROM area during E2 data flash P/E operations.	<ul style="list-style-type: none"> Specification overview <table border="1"> <tr><td>On-board programming</td><td>Boot mode USB boot mode User boot mode User program</td></tr> </table>	On-board programming	Boot mode USB boot mode User boot mode User program																																	
Reading via the peripheral bus	A read operation takes three cycles of PCLK3 in words or bytes.																																																																			
Write unit	8-byte or 128-byte units																																																																			
Programming command	2nd cycle data: 04h (8 bytes) 40h (128 bytes)																																																																			
Block structure	8 KB × 4 blocks																																																																			
Blank check unit	8 KB/8-byte units																																																																			
BG0 (background operation) function	<ul style="list-style-type: none"> The CPU can execute programs located in areas other than the ROM or data flash areas during ROM program or erase operations. Programs located in the ROM area can be executed during data flash program or erase operations. 																																																																			
On-board programming	Boot mode — User boot mode User program																																																																			
Reading via the peripheral bus	A read operation takes three cycles of FCLK6 in words or bytes.																																																																			
Program unit	2-byte units																																																																			
Programming command	2nd cycle data: 01h (2 bytes)																																																																			
Block structure	32 byte × 1024 blocks																																																																			
Blank check unit	2 KB/2-byte units																																																																			
BG0 (background operation) function	The CPU can execute programs in the ROM area during E2 data flash P/E operations.																																																																			
On-board programming	Boot mode USB boot mode User boot mode User program																																																																			

Table 2.30 Differences in Functions and Specifications (30)

Item		RX610 Group			RX630 Group				
Flash memory for data storage	Registers/ bits	<ul style="list-style-type: none"> Data flash read enable register (DFLRE) 			<ul style="list-style-type: none"> E2 data flash read enable register 0 (DFLRE0) 				
		b0	DBRE0	DB0 block read enable bit	b0	DBRE00	DB0000-DB0063 (2 KB) block read enable bit		
		b1	DBRE1	DB1 block read enable bit	b1	DBRE01	DB0064-DB0127 (2 KB) block read enable bit		
		b2	DBRE2	DB2 block read enable bit	b2	DBRE02	DB0128-DB0191 (2 KB) block read enable bit		
		b3	DBRE3	DB3 block read enable bit	b3	DBRE03	DB0192-DB0255 (2 KB) block read enable bit		
		b4	—	(Reserved bit)	b4	DBRE04	DB0256-DB0319 (2 KB) block read enable bit		
		b5	—	(Reserved bit)	b5	DBRE05	DB0320-DB0383 (2 KB) block read enable bit		
		b6	—	(Reserved bit)	b6	DBRE06	DB0384-DB0447 (2 KB) block read enable bit		
		b7	—	(Reserved bit)	b7	DBRE07	DB0448-DB0511 (2 KB) block read enable bit		
		b8	KEY[7:0]	Key code	b8	KEY[7:0]	Key code		
		b15	—	—	b15	—	—		
<ul style="list-style-type: none"> Data flash programming/erasure enable register (DFLWE) 			<ul style="list-style-type: none"> E2 data flash read enable register 1 (DFLRE1) 			<ul style="list-style-type: none"> E2 data flash programming/erasure enable register 0 (DFLWE0) 			
b0		DBWE0	DB0 block programming/erasure enable bit	b0	DBWE00	DB0000-DB0063 (2 KB) block programming/erasure enable bit			
b1		DBWE1	DB1 block programming/erasure enable bit	b1	DBWE01	DB0064-DB0127 (2 KB) block programming/erasure enable bit			
b2		DBWE2	DB2 block programming/erasure enable bit	b2	DBWE02	DB0128-DB0191 (2 KB) block programming/erasure enable bit			
b3		DBWE3	DB3 block programming/erasure enable bit	b3	DBWE03	DB0192-DB0255 (2 KB) block programming/erasure enable bit			
b4		—	(Reserved bit)	b4	DBWE04	DB0256-DB0319 (2 KB) block programming/erasure enable bit			
b5		—	(Reserved bit)	b5	DBWE05	DB0320-DB0383 (2 KB) block programming/erasure enable bit			
b6		—	(Reserved bit)	b6	DBWE06	DB0384-DB0447 (2 KB) block programming/erasure enable bit			
b7		—	(Reserved bit)	b7	DBWE07	DB0448-DB0511 (2 KB) block programming/erasure enable bit			
b8		KEY[7:0]	Key code	b8	KEY[7:0]	Key code			
b15		—	—	b15	—	—			
<ul style="list-style-type: none"> Flash P/E mode entry register (FENTRYR) 			<ul style="list-style-type: none"> E2 data flash programming/erasure enable register 1 (DFLWE1) 			<ul style="list-style-type: none"> Flash P/E mode entry register (FENTRYR) 			
b0		FENTRY0	ROM P/E mode entry bit 0	b0	FENTRY0	ROM P/E mode entry bit 0			
b1		FENTRY1	ROM P/E mode entry bit 1	b1	FENTRY1	ROM P/E mode entry bit 1			
b2		—	(Reserved bit)	b2	FENTRY2	ROM P/E mode entry bit 2			
b3		—	(Reserved bit)	b3	FENTRY3	ROM P/E mode entry bit 3			
b7		FENTRYD	Data flash P/E mode entry bit	b7	FENTRYD	E2 data flash P/E mode entry bit			
b8		FEKEY[7:0]	Key code	b8	FEKEY[7:0]	Key code			
b15		—	—	b15	—	—			
<ul style="list-style-type: none"> FENTRYR.FENTRY0 to 3 			<ul style="list-style-type: none"> FENTRY0: 2 MB / 1.5 MB / 1.0 MB / 768 kB / 512 kB / 384 kB 			<ul style="list-style-type: none"> FENTRYR.FENTRY0 to 3 			
<ul style="list-style-type: none"> FENTRY1: 2 MB / 1.5 MB 			<ul style="list-style-type: none"> FENTRY1: 2 MB / 1.5 MB / 1.0 MB / 768 kB 			<ul style="list-style-type: none"> FENTRY1: 2 MB / 1.5 MB / 1.0 MB / 768 kB 			
<ul style="list-style-type: none"> FENTRY2: 2 MB / 1.5 MB 			<ul style="list-style-type: none"> FENTRY2: 2 MB / 1.5 MB 			<ul style="list-style-type: none"> FENTRY2: 2 MB / 1.5 MB 			
<ul style="list-style-type: none"> FENTRY3: 2 MB 			<ul style="list-style-type: none"> FENTRY3: 2 MB 			<ul style="list-style-type: none"> FENTRY3: 2 MB 			

Table 2.31 Differences in Functions and Specifications (31)

Item		RX610 Group			RX630 Group																																			
Boundary scan	Registers/bits	<ul style="list-style-type: none"> Data flash blank check control register (DFLBCCNT) <table border="1" style="margin-left: 20px;"> <tr><td>b0</td><td>BCSIZE</td><td>Blank check size setting bit</td></tr> <tr><td>b1</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b2</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b3</td><td>BCADR[9:0]</td><td>Blank check address setting bits</td></tr> <tr><td>b12</td><td>—</td><td></td></tr> <tr><td>b15</td><td>—</td><td>(Reserved bit)</td></tr> </table> BCSIZE <ul style="list-style-type: none"> 0: The size of the area to be blank-checked is 8 bytes. 1: The size of the area to be blank-checked is 8 KB. 			b0	BCSIZE	Blank check size setting bit	b1	—	(Reserved bit)	b2	—	(Reserved bit)	b3	BCADR[9:0]	Blank check address setting bits	b12	—		b15	—	(Reserved bit)	<ul style="list-style-type: none"> E2 data flash blank check control register (DFLBCCNT) <table border="1" style="margin-left: 20px;"> <tr><td>b0</td><td>BCADR [10:0]</td><td>Blank check address setting bits</td></tr> <tr><td>b10</td><td>—</td><td></td></tr> <tr><td>b11</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b12</td><td>—</td><td>(Reserved bit)</td></tr> <tr><td>b15</td><td>BCSIZE</td><td>Blank check size setting bit</td></tr> </table> BCSIZE <ul style="list-style-type: none"> 0: The size of the area to be blank-checked is 2 bytes. 1: The size of the area to be blank-checked is 2 KB. 			b0	BCADR [10:0]	Blank check address setting bits	b10	—		b11	—	(Reserved bit)	b12	—	(Reserved bit)	b15	BCSIZE	Blank check size setting bit
b0	BCSIZE	Blank check size setting bit																																						
b1	—	(Reserved bit)																																						
b2	—	(Reserved bit)																																						
b3	BCADR[9:0]	Blank check address setting bits																																						
b12	—																																							
b15	—	(Reserved bit)																																						
b0	BCADR [10:0]	Blank check address setting bits																																						
b10	—																																							
b11	—	(Reserved bit)																																						
b12	—	(Reserved bit)																																						
b15	BCSIZE	Blank check size setting bit																																						
<ul style="list-style-type: none"> Instruction register (JTIR) <table border="1" style="margin-left: 20px;"> <tr><td>b0</td><td>TS[3:0]</td><td>Test bit set</td></tr> <tr><td>b3</td><td>—</td><td></td></tr> </table> <ul style="list-style-type: none"> TS[3:0] <ul style="list-style-type: none"> 0000b: EXTEST 0001b: SAMPLE/PRELOAD 0100b: IDCODE (Initial value) 0110b: CLAMP 0111b: HIGHZ 1111b: BYPASS Other than above: Reserved 			b0	TS[3:0]	Test bit set	b3	—		<ul style="list-style-type: none"> Instruction register (JTIR) <table border="1" style="margin-left: 20px;"> <tr><td>b0</td><td>TS[7:0]</td><td>Test bit set</td></tr> <tr><td>b7</td><td>—</td><td></td></tr> </table> <ul style="list-style-type: none"> TS[7:0] <ul style="list-style-type: none"> 00000000b: EXTEST 01000000b: SAMPLE/PRELOAD 01010101b: IDCODE (Initial value) 11010000b: CLAMP 10000000b: HIGHZ 11111111b: BYPASS Other than above: Reserved 			b0	TS[7:0]	Test bit set	b7	—																								
b0	TS[3:0]	Test bit set																																						
b3	—																																							
b0	TS[7:0]	Test bit set																																						
b7	—																																							
<ul style="list-style-type: none"> IDCODE register (JTIDR) <table border="1" style="margin-left: 20px;"> <tr><td>0000 1000 0000 1001 1001 0100 0100 0111</td><td></td></tr> </table> 			0000 1000 0000 1001 1001 0100 0100 0111		<ul style="list-style-type: none"> ID code register (JTIDR) <table border="1" style="margin-left: 20px;"> <tr><td>0000 1000 0000 1011 1011 0100 0100 0111</td><td></td></tr> </table> 			0000 1000 0000 1011 1011 0100 0100 0111																																
0000 1000 0000 1001 1001 0100 0100 0111																																								
0000 1000 0000 1011 1011 0100 0100 0111																																								

3. Reference Documents

User's Manual: Hardware

RX610 Group User's Manual: Hardware Rev.1.20

RX630 Group User's Manual: Hardware Rev.1.50

The latest version can be downloaded from the Renesas Electronics website.

Technical Update/Technical News

The latest information can be downloaded from the Renesas Electronics website.

Website and Support

Renesas Electronics website

<http://www.renesas.com>

Inquiries

<http://www.renesas.com/contact/>

REVISION HISTORY		RX610 Group, RX630 Group Application Note Differences between RX610 Group and RX630 Group	
Rev.	Date	Description	
		Page	Summary
1.00	Feb. 08, 2013	—	First edition issued

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable.
When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal.
Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

- The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.
Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.

2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited

1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: +44-1628-651-700, Fax: +44-1628-651-804

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.

7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-5857-7858 / -7898

Renesas Electronics Hong Kong Limited

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd.

13F, No. 363, Fu Shing North Road, Taipei, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.

11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Gangnam-Ku, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141