

Clock Synchronous Single Master Control Software Using CSI Mode of Serial Array Unit

Introduction

This application note explains clock synchronous control of a single master by using the 3-wire serial I/O communications (CSI mode) of the serial array unit (SAU) of the RL78/G14, RL78/G1C, RL78/L12, RL78/L13, RL78/L1C, RL78/G23 Group and describes how to use the sample code for this application.

The SPI mode single master can be controlled by adding control of SPI slave device selection through port control.

This sample code lies in a lower-level layer of the software for controlling a SPI device as a slave device.

Software in the upper-level layer for controlling the slave device is separately available, so please obtain this from the following URL as well. When the slave device control software is added, update of this application note may not be in time. Refer to the following URL for the combination information of the latest slave device control software.

- SPI Serial EEPROM Control Software
 <u>SPI Serial EEPROM Driver | Renesas</u>
- SPI/QSPI Serial Flash Memory Control Software, QSPI Serial Phase Change Memory Control Software SPI/QSPI Serial Flash Memory, QSPI Serial Phase Change Memory Driver | Renesas
- SPI mode MultiMediaCard Driver: Introduction Guide <u>https://www.renesas.com/document/apn/rl78-family-spi-mode-multimediacard-driver-introduction-</u> guide?language=en&r=488811

Target Device

Corresponding MCU: RL78/G14, RL78/G1C Group RL78/L12, RL78/L13, RL78/L1C Group RL78/G23 Group

Device used for checking the operation of the sample code:

Renesas Electronics R1EX25xxx Series SPI Serial EEPROM

Macronix International Co., Ltd. MX25/66L family serial NOR Flash memory

When applying the contents of this application note to other series of microcomputers, make necessary modifications to and make extensive evaluations of the sample code according to the specifications for the microcomputer to be used.

Note that the term "RL78 Family microcontroller" is used in this document for ease of description since the target devices come from multiple groups.



Clock Synchronous Single Master Control Software Using CSI Mode of Serial Array Unit

Contents

1. Spe	cifications	.4
2. Con	ditions of Checking the Operation of the Software	.5
3. Rela	ited Application Notes	12
	dware Description	
	st of Pins	
4.2 Re	eference Circuit	13
	ware Description	
5.1 Oj	peration Outline	
5.1.1	Clock Synchronous Mode Timing	15
5.1.2	SPI Slave Device CE# Pin Control	
5.2 Sc	oftware Control Outline	
5.2.1	Software Configuration	16
5.2.2	Serial Enabling (R_SIO_Enable())	
5.2.3	Serial Disabling (R_SIO_Disable())	
5.2.4	Serial Opening (R_SIO_Open_Port())	17
5.2.5	Data Transmission (R_SIO_Tx_Data())	
5.2.6	Data Reception (R_SIO_Rx_Data())	17
5.2.7	Data Transmission/Reception (R_SIO_TRx_Data())	47
0.2.17		17
-	zes of Required Memory	
5.3 Si		18
5.3 Si 5.4 Fi	zes of Required Memory	18 20
5.3 Si 5.4 Fi	zes of Required Memory	18 20 21
5.3 Si 5.4 Fi 5.5 Li	zes of Required Memory le Configuration st of Constants	18 20 21 21
5.3 Si 5.4 Fi 5.5 Li 5.5.1 5.5.2	zes of Required Memory le Configuration st of Constants Return Values	18 20 21 21 21
5.3 Si 5.4 Fi 5.5 Li 5.5.1 5.5.2 5.6 St	zes of Required Memory le Configuration st of Constants Return Values Miscellaneous Definitions	18 20 21 21 21 21 22
5.3 Si 5.4 Fi 5.5 Li 5.5.1 5.5.2 5.6 St 5.7 Li	zes of Required Memory le Configuration st of Constants Return Values Miscellaneous Definitions ructures and Unions	18 20 21 21 21 22 22
5.3 Si 5.4 Fi 5.5 Li 5.5.1 5.5.2 5.6 St 5.7 Li	zes of Required Memory le Configuration st of Constants Return Values Miscellaneous Definitions ructures and Unions st of Functions	18 20 21 21 21 22 22 23
5.3 Si 5.4 Fi 5.5 Li 5.5.1 5.5.2 5.6 St 5.7 Li 5.8 Fu	zes of Required Memory le Configuration	18 20 21 21 21 22 22 23 23
5.3 Si 5.4 Fi 5.5 Li 5.5.1 5.5.2 5.6 St 5.7 Li 5.8 Fu 5.8.1	zes of Required Memory	 18 20 21 21 21 22 23 23 24
5.3 Si 5.4 Fi 5.5 Li 5.5.1 5.5.2 5.6 St 5.7 Li 5.8 Fu 5.8.1 5.8.2	zes of Required Memory	 18 20 21 21 21 22 23 23 24 26
5.3 Si 5.4 Fi 5.5 Li 5.5.1 5.5.2 5.6 St 5.7 Li 5.8 Fu 5.8.1 5.8.2 5.8.3	zes of Required Memory	 18 20 21 21 22 23 23 24 26 28
5.3 Si 5.4 Fi 5.5 Li 5.5.1 5.5.2 5.6 St 5.7 Li 5.8 Fu 5.8.1 5.8.2 5.8.3 5.8.4	zes of Required Memory	 18 20 21 21 21 22 23 23 24 26 28 29
5.3 Si 5.4 Fi 5.5 Li 5.5.1 5.5.2 5.6 St 5.7 Li 5.8 Fu 5.8.1 5.8.2 5.8.3 5.8.3 5.8.4 5.8.5	zes of Required Memory	 18 20 21 21 22 23 23 24 26 28 29 31
5.3 Si 5.4 Fi 5.5 Li 5.5.1 5.5.2 5.6 St 5.7 Li 5.8 Fu 5.8.1 5.8.2 5.8.3 5.8.4 5.8.5 5.8.6 5.8.7	zes of Required Memory	 18 20 21 21 22 23 23 24 26 28 29 31 33
5.3 Si 5.4 Fi 5.5 Li 5.5.1 5.5.2 5.6 St 5.7 Li 5.8 Fu 5.8.1 5.8.2 5.8.3 5.8.4 5.8.5 5.8.6 5.8.7	zes of Required Memory	 18 20 21 21 22 23 24 26 29 31 35

Clock Synchronous Single Master Control Software Using CSI Mode of Serial Array Unit

5.9.3 Macro Function SIO_DATAI_INIT()	36
5.9.4 Macro Function SIO_DATAO_INIT()	36
5.9.5 Macro Function SIO_DATAO_OPEN()	36
5.9.6 Macro Function SIO_CLK_INIT()	37
5.9.7 Macro Function SIO_CLK_OPEN()	37
5.9.8 Macro Function SIO_ENABLE()	38
5.9.9 Macro Function SIO_DISABLE()	39
5.9.10 Macro Function SIO_TX_ENABLE()	40
5.9.11 Macro Function SIO_TX_DISABLE()	41
5.9.12 Macro Function SIO_TRX_ENABLE()	42
5.9.13 Macro Function SIO_TRX_DISABLE()	43
5.10 State Transition Diagram	44
6. Application Example	15
6.1 mtl_com.h (common header file)	
6.1.1 mtl_tim.h	
6.2 Setting up the Control Software for Clock Synchronous Single Master Operation	
6.2.1 R SIO.h	
6.2.2 R_SIO_csi.h	
6.3 R SIO csi.c	
	52
7. Usage Notes	53
7.1 Usage Notes to be Observed when Building the Sample Code	53
7.2 Unnecessary Functions	53
7.3 Using Other MCUs	53
7.4 Port Control for Serial Data and Clock Output Pins	53
7.5 Enabling/Disabling Clock Supply to the Serial Array Unit	53
7.6 Prohibition of Data Transmission and Reception	53
7.7 Setting Serial Output Level Register (SOLm)	54
7.8 About Warnings of Duplicate Type Declaration	54
Revision History	56



1. Specifications

This software program uses the 3-wire serial I/O communications (CSI mode) of the serial array unit (SAU) of the RL78 Family microcontroller to control clock synchronous communication. The SPI mode single master can be controlled by adding control of SPI slave device selection through port control.

Table 1-1 summarizes the peripheral devices to be used and their uses. Figure 1.1 illustrates a sample configuration.

The major functions are summarized below.

- This software is a block-type device driver that uses the 3-wire serial I/O communications (CSI mode) of the SAU of the RL78 Family microcontroller as the master device in clock synchronous single master communication.
- The MCU's internal clock synchronous (3-wire) serial communication function is used. It can only be used with a single user-configured channel; that is, it cannot be used with multiple channels.
- The sample code does not support chip-select control. To control the SPI device, the chip-select control must be separately embedded.
- This software supports MSB-first transfer.
- The software supports transfer by the CPU but not by the DMAC.
- It does not support using an interrupt to start the transfer.

Table 1-1 Peripheral Devices Used and their Uses

Peripheral Device	Use
SAU	Clock synchronous (3-wire method) serial
	1 channel (required)
Port	For SPI slave device select control signals. As many ports as there are SPI slave
	devices in use are necessary (required).
	Not used by this sample code.




Figure 1.1 Sample Configuration



2. Conditions of Checking the Operation of the Software

The sample code described in this application note has been confirmed to run normally under the operating conditions given below.

(1) RL78/G14 SAU Integrated Development Environment CS+ for CA,CX (Compiler: CA78K0R)

Table 2-1 Operating Conditions

Item	Description
Microcomputer used for evaluation	RL78/G14 Group (Program ROM: 256 KB, RAM: 24 KB)
Memory used for evaluation	Renesas Electronics R1EX25xxx Series SPI Serial EEPROM
Operating frequency	Main system clock: 32 MHz
	Peripheral hardware clock: 32 MHz
	Serial clock: 4 MHz
Operating voltage	3.3 V
Integrated development environment	Renesas Electronics
	CS+ for CA, CX V3.01.00
C compiler	Renesas Electronics
	RL78,78K0R compiler CA78K0R V1.71
	Compiler options:
	The default settings (-qx2) for the integrated development
	environment are used.
Version of the sample code	Ver.2.05
Software used for evaluation	RX Family, RL78 Family, 78K0R/Kx3-L
	Renesas R1EX25xxx Series Serial EEPROM Control Software,
	(R01AN0565EJ) Ver.2.04
Evaluation board used	Renesas Starter Kit for RL78/G14

(2) RL78/G14 SAU Integrated Development Environment CS+ for CC (Compiler: CC-RL)

Table 2-2 Operating Conditions

Item	Description
Microcomputer used for evaluation	RL78/G14 Group (Program ROM: 256 KB, RAM: 24 KB)
Memory used for evaluation	Renesas Electronics R1EX25xxx Series SPI Serial EEPROM
Operating frequency	Main system clock: 32 MHz
	Peripheral hardware clock: 32 MHz
	Serial clock: 4 MHz
Operating voltage	3.3 V
Integrated development environment	Renesas Electronics
	CS+ for CC V3.03.00
C compiler	Renesas Electronics
	RL78 compiler CC-RL V1.02.00
	Compiler options:
	The default settings (Perform the default optimization(None)) for
	the integrated development environment are used.
Version of the sample code	Ver.2.05
Software used for evaluation	RX Family, RL78 Family, 78K0R/Kx3-L
	Renesas R1EX25xxx Series Serial EEPROM Control Software,
	(R01AN0565EJ) Ver.2.04
Evaluation board used	Renesas Starter Kit for RL78/G14



(3) RL78/G14 SAU Integrated Development Environment IAR Embedded Workbench

Table 2-3 Operating Conditions

Item	Description
Microcomputer used for evaluation	RL78/G14 Group (Program ROM: 256 KB, RAM: 24 KB)
Memory used for evaluation	Renesas Electronics R1EX25xxx Series SPI Serial EEPROM
Operating frequency	Main system clock: 32 MHz
	Peripheral hardware clock: 32 MHz
	Serial clock: 4 MHz
Operating voltage	3.3 V
Integrated development environment	IAR Systems
	IAR Embedded Workbench for Renesas RL78 (Ver.1.30.2)
C compiler, assembler	IAR Systems
	IAR Assembler for Renesas RL78 (Ver.1.30.2.50666)
	IAR C/C++ Compiler for Renesas RL78 (Ver.1.30.2.50666)
	Compiler options:
	The default settings ("level: low") for the integrated development
	environment are used.
Version of the sample code	Ver.2.03
Software used for evaluation	Renesas Electronics
	The R1EX25xxx Series SPI Serial EEPROM Control Software,
	(R01AN0565EJ) Ver.2.02
Evaluation board used	Renesas Starter Kit for RL78/G14

(4) RL78/G1C SAU Integrated Development Environment CubeSuite+

Table 2-4 Operating Conditions

Item	Description
Microcomputer used for evaluation	RL78/G1C Group (Program ROM: 32 KB, RAM: 5.5 KB)
Memory used for evaluation	Renesas Electronics R1EX25xxx Series SPI Serial EEPROM
Operating frequency	Main system clock: 24 MHz
	Peripheral hardware clock: 24 MHz
	Serial clock: 4 MHz
Operating voltage	3.3 V
Integrated development environment	Renesas Electronics
	CubeSuite+ V2.01.00
C compiler	Renesas Electronics
	RL78,78K0R compiler CA78K0R V1.70
	Compiler options:
	The default settings (-qx2) for the integrated development
	environment are used.
Version of the sample code	Ver.2.03
Software used for evaluation	Renesas Electronics
	The R1EX25xxx Series SPI Serial EEPROM Control Software,
	(R01AN0565EJ) Ver.2.03 R01
Evaluation board used	Renesas RL78/G1C Target Board QB-R5F10JGC-TB

(5) RL78/G1C SAU Integrated Development Environment IAR Embedded Workbench

Table 2-5 Operating Conditions

Item	Description
Microcomputer used for evaluation	RL78/G1C Group (Program ROM: 32 KB, RAM: 5.5 KB)
Memory used for evaluation	Renesas Electronics R1EX25xxx Series SPI Serial EEPROM
Operating frequency	Main system clock: 24 MHz
	Peripheral hardware clock: 24 MHz
	Serial clock: 4 MHz
Operating voltage	3.3 V
Integrated development environment	IAR Systems
	IAR Embedded Workbench for Renesas RL78 (Ver.1.30.5)
C compiler, assembler	IAR Systems
	IAR Assembler for Renesas RL78 (Ver.1.30.4.50715)
	IAR C/C++ Compiler for Renesas RL78 (Ver.1.30.5.50715)
	Compiler options:
	The default settings ("level: low") for the integrated development
	environment are used.
Version of the sample code	Ver.2.03
Software used for evaluation	Renesas Electronics
	The R1EX25xxx Series SPI Serial EEPROM Control Software,
	(R01AN0565EJ) Ver.2.03 R01
Evaluation board used	Renesas RL78/G1C Target Board QB-R5F10JGC-TB

(6) RL78/L12 SAU Integrated Development Environment CubeSuite+

Table 2-6 Operating Conditions

Item	Description
Microcomputer used for evaluation	RL78/L12 Group (Program ROM: 32 KB, RAM: 1.5 KB)
Memory used for evaluation	Renesas Electronics R1EX25xxx Series SPI Serial EEPROM
Operating frequency	Main system clock: 24 MHz
	Peripheral hardware clock: 24 MHz
	Serial clock: 4 MHz
Operating voltage	3.3 V
Integrated development environment	Renesas Electronics
	CubeSuite+ V2.01.00
C compiler	Renesas Electronics
	RL78,78K0R compiler CA78K0R V1.70
	Compiler options:
	The default settings (-qx2) for the integrated development
	environment are used.
Version of the sample code	Ver.2.03
Software used for evaluation	Renesas Electronics
	The R1EX25xxx Series SPI Serial EEPROM Control Software,
	(R01AN0565EJ) Ver.2.03 R01
Evaluation board used	Renesas Starter Kit for RL78/L12



(7) RL78/L12 SAU Integrated Development Environment IAR Embedded Workbench

Table 2-7 Operating Conditions

Item	Description
Microcomputer used for evaluation	RL78/L12 Group (Program ROM: 32 KB, RAM: 1.5 KB)
Memory used for evaluation	Renesas Electronics R1EX25xxx Series SPI Serial EEPROM
Operating frequency	Main system clock: 24 MHz
	Peripheral hardware clock: 24 MHz
	Serial clock: 4 MHz
Operating voltage	3.3 V
Integrated development environment	IAR Systems
	IAR Embedded Workbench for Renesas RL78 (Ver.1.30.5)
C compiler, assembler	IAR Systems
	IAR Assembler for Renesas RL78 (Ver.1.30.4.50715)
	IAR C/C++ Compiler for Renesas RL78 (Ver.1.30.5.50715)
	Compiler options:
	The default settings ("level: low") for the integrated development
	environment are used.
Version of the sample code	Ver.2.03
Software used for evaluation	Renesas Electronics
	The R1EX25xxx Series SPI Serial EEPROM Control Software,
	(R01AN0565EJ) Ver.2.03 R01
Evaluation board used	Renesas Starter Kit for RL78/L12

(8) RL78/L13 SAU Integrated Development Environment CubeSuite+

Table 2-8 Operating Conditions

Item	Description
Microcomputer used for evaluation	RL78/L13 Group (Program ROM: 128 KB, RAM: 8 KB)
Memory used for evaluation	Renesas Electronics R1EX25xxx Series SPI Serial EEPROM
Operating frequency	Main system clock: 24 MHz
	Peripheral hardware clock: 24 MHz
	Serial clock: 4 MHz
Operating voltage	3.3 V
Integrated development environment	Renesas Electronics
	CubeSuite+ V2.01.00
C compiler	Renesas Electronics
	RL78,78K0R compiler CA78K0R V1.70
	Compiler options:
	The default settings (-qx2) for the integrated development
	environment are used.
Version of the sample code	Ver.2.03
Software used for evaluation	Renesas Electronics
	The R1EX25xxx Series SPI Serial EEPROM Control Software,
	(R01AN0565EJ) Ver.2.03 R01
Evaluation board used	Renesas Starter Kit for RL78/L13



(9) RL78/L13 SAU Integrated Development Environment IAR Embedded Workbench

Table 2-9 Operating Conditions

Item	Description
Microcomputer used for evaluation	RL78/L13 Group (Program ROM: 128 KB, RAM: 8 KB)
Memory used for evaluation	Renesas Electronics R1EX25xxx Series SPI Serial EEPROM
Operating frequency	Main system clock: 24 MHz
	Peripheral hardware clock: 24 MHz
	Serial clock: 4 MHz
Operating voltage	3.3 V
Integrated development environment	IAR Systems
	IAR Embedded Workbench for Renesas RL78 (Ver.1.30.5)
C compiler, assembler	IAR Systems
	IAR Assembler for Renesas RL78 (Ver.1.30.4.50715)
	IAR C/C++ Compiler for Renesas RL78 (Ver.1.30.5.50715)
	Compiler options:
	The default settings ("level: low") for the integrated development
	environment are used.
Version of the sample code	Ver.2.03
Software used for evaluation	Renesas Electronics
	The R1EX25xxx Series SPI Serial EEPROM Control Software,
	(R01AN0565EJ) Ver.2.03 R01
Evaluation board used	Renesas Starter Kit for RL78/L13

(10) RL78/L1C SAU Integrated Development Environment CubeSuite+

Table 2-10 Operating Conditions

Item	Description
Microcomputer used for evaluation	RL78/L1C Group (Program ROM: 256 KB, RAM: 16 KB)
Memory used for evaluation	Renesas Electronics R1EX25xxx Series SPI Serial EEPROM
Operating frequency	Main system clock: 24 MHz
	Peripheral hardware clock: 24 MHz
	Serial clock: 4 MHz
Operating voltage	3.3 V
Integrated development environment	Renesas Electronics
	CubeSuite+ V2.01.00
C compiler	Renesas Electronics
	RL78,78K0R compiler CA78K0R V1.70
	Compiler options:
	The default settings (-qx2) for the integrated development
	environment are used.
Version of the sample code	Ver.2.03
Software used for evaluation	Renesas Electronics
	The R1EX25xxx Series SPI Serial EEPROM Control Software,
	(R01AN0565EJ) Ver.2.03 R01
Evaluation board used	Renesas Starter Kit for RL78/L1C

(11) RL78/L1C SAU Integrated Development Environment IAR Embedded Workbench

Item	Description
Microcomputer used for evaluation	RL78/L1C Group (Program ROM: 256 KB, RAM: 16 KB)
Memory used for evaluation	Renesas Electronics R1EX25xxx Series SPI Serial EEPROM
Operating frequency	Main system clock: 24 MHz
	Peripheral hardware clock: 24 MHz
	Serial clock: 4 MHz
Operating voltage	3.3 V
Integrated development environment	IAR Systems
	IAR Embedded Workbench for Renesas RL78 (Ver.1.30.5)
C compiler, assembler	IAR Systems
	IAR Assembler for Renesas RL78 (Ver.1.30.4.50715)
	IAR C/C++ Compiler for Renesas RL78 (Ver.1.30.5.50715)
	Compiler options:
	The default settings ("level: low") for the integrated development
	environment are used.
Version of the sample code	Ver.2.03
Software used for evaluation	Renesas Electronics
	The R1EX25xxx Series SPI Serial EEPROM Control Software,
	(R01AN0565EJ) Ver.2.03 R01
Evaluation board used	Renesas Starter Kit for RL78/L1C

Table 2-11Operating Conditions

(12) RL78/G23 SAU Integrated Development Environment CubeSuite+ (Compiler: CC-RL)

Table 2-12 Operating Conditions

Item	Description
Microcomputer used for evaluation	RL78/G23 Group (Program ROM: 128 KB, RAM: 16 KB)
Memory used for evaluation	Macronix International Co., Ltd. MX25/66L family serial NOR Flash memory
Operating frequency	Main system clock: 32 MHz
	Peripheral hardware clock: 32 MHz
	Serial clock: 8 MHz
Operating voltage	3.3 V
Integrated development environment	Renesas Electronics
	CubeSuite+ V8.05.00
C compiler	Renesas Electronics
	RL78 compiler CC-RL V1.10.00
	Compiler options:
	The default settings (none) for the integrated development
	environment are used.
Software used for evaluation	RX Family, RL78 Family, 78K0R/Kx3-L
	Macronix International MX25/66L Family Serial NOR Flash
	Memory Control Software(R01AN1967JJ)
Evaluation board used	RL78/G23-64p Fast Prototyping Board

(13) RL78/G23 SAU Integrated Development Environment IAR Embedded Workbench

Item	Description	
Microcomputer used for evaluation	RL78/G23 Group (Program ROM: 128 KB, RAM: 16 KB)	
Memory used for evaluation	Macronix International Co., Ltd. MX25/66L family serial NOR Flash memory	
Operating frequency	Main system clock: 32 MHz	
	Peripheral hardware clock: 32 MHz	
	Serial clock: 8 MHz	
Operating voltage	3.3 V	
Integrated development environment	IAR Systems	
	IAR Embedded Workbench for Renesas RL78 (Ver.4.21.1.2409)	
C compiler, assembler	IAR Systems	
	IAR Assembler for Renesas RL78 (Ver.4.21.1.2409)	
	IAR C/C++ Compiler for Renesas RL78 (Ver.4.21.1.2409)	
	Compiler options:	
	The default settings ("level: low") for the integrated development	
	environment are used.	
Software used for evaluation	RX Family, RL78 Family, 78K0R/Kx3-L	
	Macronix International MX25/66L Family Serial NOR Flash	
	Memory Control Software(R01AN1967JJ)	
Evaluation board used	RL78/G23-64p Fast Prototyping Board	

Table 2-13Operating Conditions

(14) RL78/G23 SAU Integrated Development Environment e² studio (Compiler: LLVM)

Table 2-14Operating Conditions

ltem	Description
Microcomputer used for evaluation	RL78/G23 Group (Program ROM: 128 KB, RAM: 16 KB)
Memory used for evaluation	Macronix International Co., Ltd. MX25/66L family serial NOR Flash
	memory
Operating frequency	Main system clock: 32 MHz
	Peripheral hardware clock: 32 MHz
	Serial clock: 8 MHz
Operating voltage	3.3 V
Integrated development environment	Renesas Electronics
	e ² studio 22.4.0.R20220331-2313
C compiler	Open Source Compiler
	LLVM for Renesas RL78 10.0.0.202203
	Compiler options:
	The size settings ("Optimize size (-Os)") for the integrated
	development environment are used.
Software used for evaluation	RX Family, RL78 Family, 78K0R/Kx3-L
	Macronix International MX25/66L Family Serial NOR Flash
	Memory Control Software(R01AN1967JJ)
Evaluation board used	RL78/G23-64p Fast Prototyping Board

3. Related Application Notes

The applications notes that are related to this application note are listed below. Reference should also be made to those application notes.

- Renesas R1EX25xxx Series Serial EEPROM Control Software (R01AN0565EJ)
- Micron Technology M25P Series Serial Flash Memory Control Software (R01AN0566EJ0101)
- Micron Technology M45PE Series Serial Flash Memory Control Software (R01AN0567EJ0101)
- Micron Technology P5Q Serial Phase Change Memory Control Software (R01AN1439EJ)
- Micron Technology N25Q Serial NOR Flash Memory Control Software (R01AN1528EJ)
- Spansion S25FLxxxS MirrorBit® Flash Non-Volatile Memory Control Software (R01AN1529EJ)
- RX Family, RL78 Family, 78K0R/Kx3-L Macronix International MX25/66L Family Serial NOR Flash Memory Control Software(R01AN1967JJ)



4. Hardware Description

4.1 List of Pins


The following table lists the pins that are used and their uses.

Table 4.1 List of Pins Used

I/O	Description	
Output	Clock output	
Output	Master data output	
Input	Master data input	
Output	Slave device select output	
	Not used by this sample code.	
	Output Output Input	Output Clock output Output Master data output Input Master data input Output Slave device select output

4.2 Reference Circuit

Figure 4.1 shows a sample wiring configuration.



• In this application note, pin names CLK, DataIn, DataOut, and Port (CS#) are used in accordance with the sample code.

Figure 4.1 Sample Wiring Diagram for a RL78 Family microcontroller Serial Array Unit and an SPI Slave Device

Clock Synchronous Single Master Control Software Using CSI Mode of Serial Array Unit

5. Software Description

5.1 Operation Outline

The 3-wire serial I/O communications (CSI mode) of the SAU are used to implement clock synchronous single master control.

The sample code provides the following control functions:

• Controls the input/output of the data in the clock synchronous mode (using an internal clock).

In this sample code, the byte offset value of the data on the device is made equal to the byte offset value in the source or destination memory as illustrated in the figure below.

0	1			508	509	510	511
			ŢŢ				
Byte	offset val	ue in memory	\checkmark				

Figure 5.1 Storage Format of the Transferred Data



5.1.1 Clock Synchronous Mode Timing

The SPI mode 3 (CPOL=1, CPHA=1) timing shown in Figure 5.2 is used to control the SPI slave device. Therefore, the data and clock phase select bits (DAPmn and CKPmn) in the serial communication operation setting register (SCRmn) of the RL78 Family microcontroller must be set for type 1 (DAPmn=0, CKPmn=0).




Figure 5.2 Clock Synchronous Mode Timing Setup

For available serial clock frequencies, see the datasheets for the individual MCUs and SPI slave devices.

5.1.2 SPI Slave Device CE# Pin Control

It is recommended that the CE# pin of the SPI slave device be connected to the Port pin of the RL78 Family microcontroller. This enables the SPI slave device to be controlled by using general port output from the RL78 Family microcontroller.

Secure the time between the falling edge of the CE# signal of the SPI device (the Port signal of the MCU (CS#)) and that of the CLK signal of the SPI device (the clock signal of the MCU) as the setup time of the CE# pin of the SPI device.

Secure the time between the rising edge of the CLK signal of the SPI device (the CLK signal of the MCU) and that of the /S signal of the SPI device (the Port signal of the MCU (CS#)) as the hold time of the CE# pin of the SPI device.

Check the datasheet for the SPI device in use and set up the software wait times that are appropriate to your system.



5.2 Software Control Outline

5.2.1 Software Configuration

The sample code ranks in the lower-level layer of the SPI device control software as a slave device.

The sample code realizes the control the clock synchronous single master by using SPI mode 3 (CPOL = 1 and CPHA = 1) without controlling the CE# pin of the SPI slave device.




Figure 5.3 Software Configuration

The following transmission and reception are realized.

(1) Sends data using the clock synchronous single master software.

(2) Receives data using the clock synchronous single master software.

This sample code is made up of the following five basic routines:

- Serial enabling
- Sets the DataIn pin for port input, sets the DataOut and CLK pins high, enables serial I/O and set the baud rate.
- Serial disabling

Disables serial I/O, sets the DataIn pin for port input, sets the DataOut and CLK pins high.

- Serial opening Disables serial I/O, sets the DataIn pin for port input, sets the DataOut and CLK pins for port input.
- Data transmission Sends data to the SPI device.
- Data reception Receives data from the SPI device.

5.2.2 Serial Enabling (R_SIO_Enable())

Sets the DataIn pin to be used for serial I/O for port input and set the DataOut and CLK pins high.

Enables the serial I/O function and switches the DataIn pin for data input, the DataOut pin for data output, and the CLK pin for clock output.

Sets the communication speed (baud rate) to be used for serial I/O.



Clock Synchronous Single Master Control Software Using CSI Mode of Serial Array Unit

5.2.3 Serial Disabling (R_SIO_Disable())

Switches the pins to be used for serial I/O to function as ports, sets the DataIn pin to port input, and sets the DataOut and CLK pins to high output.

5.2.4 Serial Opening (R_SIO_Open_Port())

Switches the pins to be used for serial I/O to function as ports, sets the DataIn, DataOut, and CLK pins to port input.

5.2.5 Data Transmission (R_SIO_Tx_Data())

Sends data using the serial I/O function.

Sends data according to the transmission setting.

5.2.6 Data Reception (R_SIO_Rx_Data())

Receives data using the serial I/O function.

Receives data according to the transmission/reception settings.

5.2.7 Data Transmission/Reception (R_SIO_TRx_Data())

Sends and Receives data using the serial I/O function.

Sends and Receives data according to the transmission/reception settings.



5.3 Sizes of Required Memory

The sizes of the required memory areas for each MCU of different instructions are given below. Investigate the instructions of MCU to be used and give by reference.

See chapter 2, Conditions of Checking the Operation of the Software, for the environment.

(1) RL78/G14 SAU Integrated Development Environment CS+ for CA, CX (Compiler: CA78K0R)

Table 5-1 Sizes of Required Memory

Memory Used	Size	Remarks
ROM	653 bytes	R_SIO_csi.c
RAM	0 bytes	R_SIO_csi.c
Maximum user stack size	24 bytes	
Maximum interrupt stack size		Not interrupt used

Note: The required memory size differs with the C compiler version and the compiler options used.

(2) RL78/G14 SAU Integrated Development Environment CS+ for CC (Compiler: CC-RL)

Table 5-2 Sizes of Required Memory

Memory Used	Size	Remarks
ROM	598 bytes	R_SIO_csi.c
RAM	0 bytes	R_SIO_csi.c
Maximum user stack size	20 bytes	
Maximum interrupt stack size		Not interrupt used

Note: The required memory size differs with the C compiler version and the compiler options used.

(3) RL78/G14 SAU Integrated Development Environment IAR Embedded Workbench

Table 5-3 Sizes of Required Memory

Memory Used	Size	Remarks
ROM	547 bytes	R_SIO_csi.c
RAM	0	R_SIO_csi.c
Maximum user stack size	94 bytes	
Maximum interrupt stack size	—	Not interrupt used

Note: The required memory size differs with the C compiler version and the compiler options used. The maximum user stack size is the stack size for the whole project.

(4) RL78/L13 SAU Integrated Development Environment CubeSuite+

Table 5-4 Sizes of Required Memory

Memory Used	Size	Remarks
ROM	525 bytes	R_SIO_csi.c
RAM	0 bytes	R_SIO_csi.c
Maximum user stack size	22 bytes	
Maximum interrupt stack size	—	Not interrupt used

Note: The required memory size differs with the C compiler version and the compiler options used.



(5) RL78/L13 SAU Integrated Development Environment IAR Embedded Workbench

Table 5-5 Sizes of Required Memory

Memory Used	Size	Remarks
ROM	516 bytes	R_SIO_csi.c
RAM	0	R_SIO_csi.c
Maximum user stack size	94 bytes	
Maximum interrupt stack size		Not interrupt used

Note: The required memory size differs with the C compiler version and the compiler options used. The maximum user stack size is the stack size for the whole project.

(6) RL78/G23 SAU Integrated Development Environment CubeSuite+ (Compiler: CC-RL)

Table 5-6 Sizes of Required Memory

Memory Used	Size	Remarks
ROM	711 bytes	R_SIO_csi.c
RAM	0 bytes	R_SIO_csi.c
Maximum user stack size	18 bytes	
Maximum interrupt stack size	_	Not interrupt used

Note: The required memory size differs with the C compiler version and the compiler options used.

(7) RL78/G23 SAU Integrated Development Environment IAR Embedded Workbench

Table 5-7 Sizes of Required Memory

Memory Used	Size	Remarks
ROM	465 bytes	R_SIO_csi.c
RAM	0	R_SIO_csi.c
Maximum user stack size	22 bytes	
Maximum interrupt stack size	_	Not interrupt used

Note: The required memory size differs with the C compiler version and the compiler options used. The maximum user stack size is the stack size for the whole project.

(8) RL78/G23 SAU Integrated Development Environment e² studio (Compiler: LLVM)

Table 5-8 Sizes of Required Memory

Memory Used	Size	Remarks
ROM	454 bytes	R_SIO_csi.c
RAM	0 bytes	R_SIO_csi.c
Maximum user stack size	12 bytes	
Maximum interrupt stack size	_	Not interrupt used

Note: The required memory size differs with the C compiler version and the compiler options used.



Clock Synchronous Single Master Control Software Using CSI Mode of Serial Array Unit

5.4 File Configuration

The following table lists the files that are used for the sample code. The table excludes the files that are automatically generated by the integrated development environment.

Table 5-9 File Configuration

an1195xx0107-rl78-serial <dir></dir>		Folder for the sample code
r01an1195ej0107-rl78-serial.pdf		Application note (this document)
r01an1195jj0107-rl78-serial.pdf		Application note (Japanese)
\source	<dir></dir>	Folder for storing the programs
\com*1	<dir></dir>	Folder for storing the common functions
	mtl_com.c	Miscellaneous common function definitions
	mtl_com.h.common	Common header file
	mtl_com.h.RL78	Common function header file
	mtl_endi.c	Common file (related to endian setting)
	mtl_mem.c	Common file (standard library function)
	mtl_os.c mtl_os.h	Common file (standard library function)
	mtl_str.c	Common file (standard library function)
	mtl_tim.c mtl_tim.h	Common file (related to loop timer)
	mtl_tim.h.sample	Sample for setting the value in the loop timer
\r_sio_csi_	rl78 <dir></dir>	Folder for clock synchronous single master contro software using the SCI for the RL78
	R_SIO.h	Header file
	R_SIO_csi.c	I/F module
	R_SIO_csi.c.rl78g23	I/F module (for RL78/G23)
	R_SIO_csi.h.rl78g1c	I/F module common definitions (for RL78/G1C)
	R_SIO_csi.h.rl78g14	I/F module common definitions (for RL78/G14)
	R_SIO_csi.h.rl78l1c	I/F module common definitions (for RL78/L1C)
	R_SIO_csi.h.rl78l12	I/F module common definitions (for RL78/L12)
	R_SIO_csi.h.rl78l13	I/F module common definitions (for RL78/L13)
	R_SIO_csi.h.rl78g23	I/F module common definitions (for RL78/G23)

Note: *1 The files in the com folder are used in the slave device control software, too. Use the latest files.



5.5 List of Constants

5.5.1 Return Values

The following table lists the return values that are returned by the sample code.

Table 5-10 Return Values

Constant Name	Value	Description	
SIO_OK	(error_t)(0)	Successful operation	
SIO_ERR_PARAM	(error_t)(-1)	Parameter error	
SIO_ERR_HARD	(error_t)(-2)	Hardware error	
SIO_ERR_OTHER	(error_t)(-7)	Other error	

5.5.2 Miscellaneous Definitions

The following table lists miscellaneous definitions that are used in the sample code.

Table 5-11 Miscellaneous Definitions

Constant Name	Value	Description
SIO_LOG_ERR	1	Log type: Error
SIO_TRUE	(uint8_t)0x01	Flag "ON"
SIO_FALSE	(uint8_t)0x00	Flag "OFF"
SIO_HI	(uint8_t)0x01	Port "H"
SIO_LOW	(uint8_t)0x00	Port "L"
SIO_OUT	(uint8_t)0x01	Port output setting
SIO_IN	(uint8_t)0x00	Port input setting
SIO_TX_WAIT	(uint16_t)50000	SIO transmission completion waiting time
		$50000 \times 1 \ \mu s = 50 \ ms$
SIO_RX_WAIT	(uint16_t)50000	SIO receive completion waiting time
		$50000 \times 1 \ \mu s = 50 \ ms$
SIO_DMA_TX_WAIT	(uint16_t)50000	DMA transmission completion waiting time
		$50000 \times 1 \ \mu s = 50 \ ms$
SIO_DMA_RX_WAIT	(uint16_t)50000	DMA receive completion waiting time
		$50000 \times 1 \ \mu s = 50 \ ms$
SIO_T_SIO_WAIT	(uint16_t)MTL_T_1US	SIO transmit and receive completion waiting
		polling time
SIO_T_DMA_WAIT	(uint16_t)MTL_T_1US	DMA transmit and receive completion waiting
		polling time
SIO_T_BRR_WAIT	(uint16_t)MTL_T_10US	BRR setting wait time



Clock Synchronous Single Master Control Software Using CSI Mode of Serial Array Unit

5.6 Structures and Unions

Shown below are the structures that are used in the sample code.

```
/* uint32_t <-> uint8_t conversion */
typedef union {
    uint32_t ul;
    uint8_t uc[4];
} SIO_EXCHG_LONG; /* total 4 bytes */
/* uint16_t <-> uint8_t conversion */
typedef union {
    uint16_t us;
    uint8_t uc[2];
} SIO_EXCHG_SHORT; /* total 2 bytes */
```

5.7 List of Functions

The following table lists the functions that are used in the sample code.

Table 5-12 List of Functions

Function Name	Description
R_SIO_Init_Driver()	Driver initialization processing
R_SIO_Disable()	Serial I/O disable setting processing
R_SIO_Enable()	Serial I/O enable setting processing
R_SIO_Open_Port()	Serial I/O open setting processing
R_SIO_Tx_Data()	Serial I/O data transmit processing
R_SIO_Rx_Data()	Serial I/O data receive processing
R_SIO_TRx_Data()	Serial I/O data transmit/receive processing



5.8 Function Specifications

The sample code enables supply of the input clock to the serial array unit but does not include processing to control stopping of the input clock.

Therefore, the user should provide additional program code with the necessary control functions if there is a need to stop operation of individual units in order to reduce power consumption and noise, taking into account the control of channels other than the one used by the sample code.

Note that the sample code does not provide the capability to stop operation of individual units, but it can be used to stop operation of a specific channel.

Operating clock CKm0, specified in the serial clock select register (SPSm), is used as the operating clock in the sample code. If necessary, a different clock can be selected by changing the settings in the serial mode register (SMRmn) and serial clock select register (SPSm).

5.8.1 Driver Initialization Processing

R_SIO_Init_Driver	
Overview	Driver initialization processing
Header	R_SIO.h, R_SIO_csi.h, mtl_com.h
Declaration	error_t R_SIO_Init_Driver(void)
Description	 Initializes the driver. Disables the serial I/O function and set the pin in the port.
	This function must be called only once at system start time.
	 Set the slave device select signal high before calling this function.
Arguments	None
Return values	SIO_OK ; Successful operation
Notes	Performs the following processing, considering the previous use conditions.
	 Enables supply of the input clock to the serial array unit.
	Stops transmission/reception.
	 Sets the pins to be used for serial I/O to function as ports.
	Start




Figure 5.4 Driver Initialization Processing Outline



5.8.2 Serial I/O Disable Setting Processing

R_SIO_Disable	
Overview	Serial I/O disable setting processing
Header	R_SIO.h, R_SIO_csi.h, mtl_com.h
Declaration	error_t R_SIO_Disable(void)
Description	 Disables the serial I/O function and sets the pins to function as ports. Enables supply of the input clock to the serial array unit. Disables serial I/O. Sets the pins to be used for serial I/O to function as ports. Set the slave device select signal high before calling this function.
Arguments	None
Return values	SIO OK ; Successful operation
Notes	 Enables supply of the input clock to the serial array unit. Waits a minimum of 4 cycles of fCLK. Sets STm, SOm, and SOEm to stop operation and switches pins to function as ports. Sets SCRmn to set communication disabled as the communication mode. Writes 0020h to SMRmn (value after a reset) to initialize it. Sets SOLm. This function can be called to disable the serial I/O function when serial I/O is not
	 This function can be called to disable the serial I/O function when serial I/O is not used. This function does not control stopping supply of the input clock to the serial array unit.






Figure 5.5 Serial I/O Disable Setup Processing Outline



5.8.3 Serial I/O Enable Setting Processing

R_SIO_Enable		
Overview	Serial I/O enable setting processing	
Header	R_SIO.h, R_SIO_csi.h, mtl_com.h	
Declaration	error_t R_SIO_Enable(uint8_t BrgData)	
Description	 Enables the serial I/O function and sets the baud rate. 	
	Enables supply of the input clock to the serial array unit.	
	Sets the pin to be used for serial I/O in the port.	
	Enables the serial I/O and sets the baud rate.	
	 Call this function after calling R_SIO_Disable() 	
	 Call this function once before performing serial I/O data transmit processing and serial I/O data receive processing. 	
	• To change the baud rate, disable serial I/O setting, and then, use this function.	
Arguments	uint8 t BrgData ; Bit rate setting value	
Return values	SIO_OK ; Successful operation	
Notes	Executes the following processing according to the initial setting procedure for master transmission and master transmission/reception described in the hardware manual.	
	(Assumes that R_SIO_Disable() has been called.)	
	(1) Sets PER SAUmEN.	
	Enables supply of the input clock to the serial array unit.	
	(2) Waits for at least 4 fCLK clock cycles.	
	(3) Initializes ports.	
	(4) Sets the operating clock in SPSm.	
	(5) Sets the operating mode in SSMRmn.	
	(6) Sets the communication format in SCRmn.	
	(7) Sets the baud rate in SDRmn.	
	(8) Clears the error flags in SIRmn.	
	(9) Sets SOLm.	



Clock Synchronous Single Master Control Software Using CSI Mode of Serial Array Unit




Figure 5.6 Serial I/O Enable Setup Processing Outline



5.8.4 Serial I/O Open Setting Processing

R_SIO_Open_Por	rt
Overview	Serial I/O open setting processing
Header	R_SIO.h, R_SIO_csi.h, mtl_com.h
Declaration	error_t R_SIO_Open_Port(void)
Description	 Sets the pin used for serial I/O to "open" (input state).
	 Set the slave device select signal high before calling this function.
Arguments	None
Return values	SIO_OK ; Successful operation
Notes	Prepared to connect and disconnect removable media. Use this function before connecting and disconnecting the removable media. Perform serial I/O disable setup processing before disconnecting the removable media.




Figure 5.7 Serial I/O Open Setup Processing Outline



Clock Synchronous Single Master Control Software Using CSI Mode of Serial Array Unit

5.8.5 Serial I/O Data Transmit Processing

R_SIO_Tx_Data	
Overview	Serial I/O data transmit processing
Header	R_SIO.h, R_SIO_csi.h, mtl_com.h
Declaration	error_t R_SIO_Tx_Data(uint16_t TxCnt, uint8_t FAR* pData)
Description	 Transmits a specified number of bytes of pData.
	 Perform serial I/O enable setup processing before calling this function.
	Perform serial I/O disable setup processing in case of unsuccessful operation after calling this function.
Arguments	uint16_t TxCnt ; Number of transmitted bytes
	uint8_t FAR* pData ; Transmit data storage buffer pointer
Return values	SIO_OK ; Successful operation
	SIO_ERR_HARD ; Hardware error
Notes	 Makes the following initialization settings, following serial I/O enable setting processing, according to the initial setting procedure for master transmission described in the hardware manual. (1) Sets TEXmn=1b and REXmn=0b in SCRmn to enable transmission. (2) Sets data output high and clock output high in SOm. (3) Sets SOEm to enable data output by serial communication operation. (4) Sets SSm to enable clock output by serial communication operation. (5) After transmit-end, executes the following processing according to the procedure for stopping master transmission described in the hardware manual. (1) Sets STm to disable clock output by serial communication operation. (2) Sets SOEm to disable data output by serial communication operation. (3) Sets STm to disable clock output by serial communication operation. (3) Sets TEXmn=0b and REXmn=0b in SCRmn to disable communication. (3) Sets TEXmn=0b and REXmn=0b in SCRmn to disable communication. (4) Sets SOEm to disable data output by serial communication operation. (5) Sets SOEm to disable data output by serial communication operation. (6) Sets SOEm to disable data output by serial communication operation. (7) Sets TEXmn=0b and REXmn=0b in SCRmn to disable communication.






Figure 5.8 Serial I/O Data Transmission Processing Outline



Clock Synchronous Single Master Control Software Using CSI Mode of Serial Array Unit

5.8.6 Serial I/O Data Receive Processing

R_SIO_Rx_Data	
Overview	Serial I/O data receive processing
Header	R_SIO.h, R_SIO_csi.h, mtl_com.h
Declaration	error_t R_SIO_Rx_Data(uint16_t RxCnt, uint8_t FAR* pData)
Description	 Receives a specified number of data and stores it in pData.
	 Perform serial I/O enable setup processing before calling this function.
	 Perform serial I/O disable setup processing in case of unsuccessful operation after calling this function.
Arguments	uint16_t RxCnt ; Number of received bytes
	uint8_t FAR* pData ; Receive data storage buffer pointer
Return values	SIO_OK ; Successful operation
	SIO_ERR_HARD ; Hardware error
Notes	 Makes the following initialization settings, following serial I/O enable setting processing, according to the initial setting procedure for master transmission/reception described in the hardware manual. (1) Sets TEXmn=1b and REXmn=1b in SCRmn to enable transmission/reception. (2) Sets data output high and clock output high in SOm. (3) Sets SOEm to enable data output by serial communication operation. (4) Sets SSm to enable clock output by serial communication operation. After transmit-end, executes the following processing according to the procedure for stopping master transmission/master reception described in the hardware manual. (1) Sets SOEm to disable clock output by serial communication operation. After stransmiter transmission/master reception described in the hardware manual. (1) Sets SOEm to disable data output by serial communication operation. (2) Sets SOEm to disable clock output by serial communication operation. (3) Sets TEXmn=0b and REXmn=0b in SCRmn to disable communication. Recommended to perform serial I/O disable setup processing if this function is not continuously used.
	Transfer-end interrupt flag

R01AN1195EJ0107 Rev.1.07 Aug.4.22






Figure 5.9 Serial I/O Data Reception Processing Outline

R_SIO_TRx_Data	Serial I/O data transmit/receive processing
Header	R_SIO.h, R_SIO_csi.h, mtl_com.h
Declaration	error_t R_SIO_TRx_Data(uint16_t TRxCnt, uint8_t FAR* pTxData, uint8_t FAR* pRxData)
Description	 Transmits a specified number of bytes of pTxData.
	 Receives a specified number of data and stores it in pRxData.
	Perform serial I/O enable setup processing before calling this function.
	• Perform serial I/O disable setup processing in case of unsuccessful operation after calling this function.
Arguments	uint16_t TRxCnt ; Number of transmit/received bytes
	uint8_t FAR* pTxData ; Transmit data storage buffer pointer
	uint8 t FAR* pRxData ; Receive data storage buffer pointer
Return values	SIO OK ; Successful operation
	SIO_ERR_HARD ; Hardware error
Notes	 Makes the following initialization settings, following serial I/O enable setting
	processing, according to the initial setting procedure for master
	transmission/reception described in the hardware manual.
	(1) Sets TEXmn=1b and REXmn=1b in SCRmn to enable transmission/reception.
	(2) Sets data output high and clock output high in SOm.
	(3) Sets SOEm to enable data output by serial communication operation.
	(4) Sets SSm to enable clock output by serial communication operation.
	• After transmit-end, executes the following processing according to the procedure fo
	stopping master transmission/master reception described in the hardware manual.
	(1) Sets STm to disable clock output by serial communication operation.
	(2) Sets SOEm to disable data output by serial communication operation.
	(3) Sets TEXmn=0b and REXmn=0b in SCRmn to disable communication.
	 Recommended to perform serial I/O disable setup processing if this function is not continuously used.

5.8.7 Serial I/O Data Transmit/Receive Processing






Figure 5.10 Serial I/O Data Reception Processing Outline



Clock Synchronous Single Master Control Software Using CSI Mode of Serial Array Unit

5.9 Macro Function Specifications

The macro functions used in this sample code are described below.

5.9.1 Macro Function SIO_IO_INIT()

1. Purpose

Sets the input pin to the port input state and the output pin to the port output state.

2. Function

Sets the DataIn pin to the port input state and the DataOut and CLK pins to the port output state.

Performs the following processing. Review the processing as necessary.

- (1) Sets the DataIn pin to port input.
- (2) Sets the DataOut pin to port high output.
- (3) Sets the CLK pin to port high output.
- 3. Remarks

Before executing this function, ensure that the pins can be used as ports.

When in the serial communication output stopped state, the output pin state is determined by an AND operation according to the setting of the serial output register (SOm) and the output latch setting of the port register (Pxx). Executing this function sets the corresponding port registers (Pxx) to high output, so the output pin states are dependent on the settings of the corresponding CKOmn and SOmn bits in the serial output register (SOm). Before executing this function, execute SIO_DISABLE() and set the corresponding CKOmn and SOmn bits in the serial output register (SOm) to 1 to enable the pins to function as ports.

To manipulate the registers of the serial array unit, first enable clock supply by setting the appropriate SAUmEN bit in PERn (n corresponds to the register number).

5.9.2 Macro Function SIO_IO_OPEN()

1. Purpose

Sets the input and output pins to the port input state or output buffer off state.

2. Function

Sets the DataIn, DataOut, and CLK input pins to the port input state.

Performs the following processing. Review the processing as necessary.

- (1) Sets the DataIn pin to the port input.
- (2) Sets the DataOut pin to input mode (output buffer off).
- (3) Sets the CLK pin to the port input.
- 3. Remarks

Use this function to put all the pins in the Hi-z state before connecting and after disconnecting the removable media. Execute SIO_IO_INIT() before executing this function.

To manipulate the registers of the serial array unit, first enable clock supply by setting the appropriate SAUmEN bit in PERn (n corresponds to the register number).



5.9.3 Macro Function SIO_DATAI_INIT()

- 1. Purpose
- Sets the DataIn pin to the port input state.
- 2. Function

Performs the following processing. Review the processing as necessary.

- (1) In case of the RL78/L1x, sets the DataIn pin to port (other than segment output) by using the LCD port function register (PFSEGx).
- (2) Sets the DataIn pin to noise filter off for CSI mode.
- (3) Sets the DataIn pin to the normal input buffer by using the port input mode register (PIMxx).
- (4) Sets the DataIn pin to the port input by the port mode register (PMxx).
- 3. Remarks

It may be necessary to modify the port input mode register (PIMxx) value to match the connected device.

To manipulate the registers of the serial array unit, first enable clock supply by setting the appropriate SAUmEN bit in PERn (n corresponds to the register number).

5.9.4 Macro Function SIO_DATAO_INIT()

1. Purpose

Sets the DataOut pin to port high output.

2. Function

Performs the following processing. Review the processing as necessary.

- (1) In case of the RL78/L1x, sets the DataOut pin to port (other than segment output) by using the LCD port function register (PFSEGx).
- (2) Sets the DataOut pin to the normal output mode by using the port output mode register (POMxx).
- (3) Sets the DataOut pin to port high output by using the port mode register (PMxx) and port register (Pxx).
- 3. Remarks

When in the serial communication output stopped state, the output pin state is determined by an AND operation according to the setting of the serial output register (SOm) and the output latch setting of the port register (Pxx). Executing this function sets the corresponding port register (Pxx) to high output, so the output pin state is dependent on the setting of the corresponding SOmn bit in the serial output register (SOm). Before executing this function, execute SIO_DISABLE() and set the corresponding SOmn bit in the serial output register (SOm) to 1 to enable the pin to function as a port.

5.9.5 Macro Function SIO_DATAO_OPEN()

- 1. Purpose
 - Sets the DataOut pin to the port input state.
- 2. Function

Performs the following processing. Review the processing as necessary.

- (1) Sets the DataIn pin to the port input state or output buffer off state by using the port output mode register (POMxx).
- 3. Remarks

None.



5.9.6 Macro Function SIO_CLK_INIT()

- 1. Purpose
- Sets the CLK pin to port high output.
- 2. Function

Performs the following processing. Review the processing as necessary.

- (1) In case of the RL78/L1x, sets the CLK pin to port (other than segment output) by using the LCD port function register (PFSEGx).
- (2) Sets the DataOut pin to the normal output mode by using the port output mode register (POMxx).
- (3) Sets the CLK pin to port high output by using the port mode register (PMxx) and port register (Pxx).
- 3. Remarks

When in the serial communication output stopped state, the output pin state is determined by an AND operation according to the setting of the serial output register (SOm) and the output latch setting of the port register (Pxx). Executing this function sets the corresponding port register (Pxx) to high output, so the output pin state is dependent on the setting of the corresponding SOmn bit in the serial output register (SOm). Before executing this function, execute SIO_DISABLE() and set the corresponding CKOmn bit in the serial output register (SOm) to 1 to enable the pin to function as a port.

5.9.7 Macro Function SIO_CLK_OPEN()

- 1. Purpose
 - Sets the CLK pin to the port input state.
- 2. Function

Performs the following processing. Review the processing as necessary.

(1) Sets the CLK pin to the normal input buffer by using the port input mode register (PIMxx).

(2) Sets the CLK pin to the port input by using the port mode register (PMxx).

3. Remarks

It may be necessary to modify the port input mode register (PIMxx) value to match the connected device.



5.9.8 Macro Function SIO_ENABLE()

1. Purpose

Initializes serial I/O and enables the function. Note that common processing is used up to the point at which transmission, reception, and transmission/reception is enabled. Also sets the baud rate.

2. Function

Initializes serial I/O according to the hardware manual. Make modifications to the processing as necessary. Performs the following processing in the RL78 Family microcontroller.

- (1) Performs common processing to enable transmission and transmission/reception settings.
 - Sets the operating clock in SPSm. Sets CKm0. This register can be used to specify two operating clocks (CKm0 and CKm1), so the setting is determined by an OR operation.
 - Sets the operating mode in SMRmn.
 Sets the CKm0 prescaler output clock specified by SPSm in CKSmn.
 Sets the CSI mode in MDmn2 and MDmn1.
 Sets transfer-end interrupt as the interrupt source in MDmn0.
 - Sets the communication format in SCRmn.
 Sets the data and clock phases (DAPmn=0, CKPmn=0: SPI mode 3 compatible) in DAPmn and CKPmn.
 Sets the data transfer sequence (MSB-first) in DIRmn.
 Sets the data length (8 bits) in DLSmn2 to DLSmn0.
 - Sets the baud rate by writing to the operating clock (fMCK) division ratio setting bit field (bits 15 to 9 in SDRmn).
 - Writes 1 to flags FECTmn, PECTmn, and OVCTmn in SIRmn to clear them.
 - Sets SOLmn=0b in SOLm (depends on the channel).
- 3. Remarks

This function is the counterpart to SIO_DISABLE(). After executing this function, execute SIO_DISABLE() to end processing.

SEmn must be cleared to 0 in order to set SPSm, SMRm, and SOLm. Execute SIO_DISABLE() before executing this function.

CKm0 is used as the operating clock.



5.9.9 Macro Function SIO_DISABLE()

- 1. Purpose
- Disables the serial I/O function.
- 2. Function

Disables the serial I/O function. Performs the common processing to disable transmission and transmission/reception setups. Reconsider the processing as necessary.

Performs the following processing in the RL78 Family microcontroller.

- (1) Sets the channel to operation stopped mode and switches the pins to function as ports.
 - Sets CKOmn=1b and SOmn=1b in SOm so that the pins function as ports.*1
 - Sets STmn=1b in STm.
 - \rightarrow Cleared the SEmn bit to 0 and stopped clock output by serial communication operation.
 - \rightarrow Put the channel into the operation stopped state.
 - \rightarrow The value set in the CKOmn bit in SOm is output from the serial clock output pin.
 - Sets SOEmn=0b in SOEm, stopping data output by serial communication operation.
 - Sets CKOmn=1b and SOmn=1b in SOm so that the pins function as ports.*2
 - Sets SOLmn=0b in SOLm (depends on the channel).

(2) Sets TEXmn=0b and REXmn=0b in SCRmn, setting the operation mode to communication stopped.

(3) Sets SMRmn to 0020h (value after a reset).

3. Remarks

This function is the counterpart to SIO_ENABLE(). After executing SIO_ENABLE(), execute this function to end processing.

SIO_TX_DISABLE() and SIO_TRX_DISABLE() use control by STm to stop communication operation, and this function also uses control by STm to stop communication operation.

When in the serial communication output stopped state, the output pin state is determined by an AND operation according to the setting of the serial output register (SOm) and the output latch setting of the port register (Pxx). Executing this function sets the corresponding port registers (Pxx) to high output, so the output pin states are dependent on the settings of the corresponding CKOmn and SOmn bits in the serial output register (SOm). To manipulate the registers of the serial array unit, first enable clock supply by setting the appropriate SAUmEN bit in PERn (n corresponds to the register number).

Initially, writing to registers SPSm, SMRm, SDRm, etc., is enabled by clearing SEmn to 0.

This function is intended to be called during initialization processing and after transmission or reception has ended.

- Notes: 1. This function is executed in order to set SOm before stopping clock output by using STm and stopping data output by using SOEm. However, writing to SOm is ignored if the values of both SEmn and SOEmn are 1, so the function's effects depend on the settings of SEmn and SOEmn immediately before it is executed. Since the effects depend on the preceding state, during initialization SOm is set once again after stopping clock output by using STm and stopping data output by using SOEm (see note 2 below). When transmission or reception ends, SIO_TX_DISABLE() or SIO_TRX_DISABLE() use control by STm to stop clock output and control by SOEm to stop data output, so the SOm setting can take effect.
 - 2. SOm is set after stopping clock output by using STm and stopping data output by using SOEm. This ensures that the SOm setting takes effect.



5.9.10 Macro Function SIO_TX_ENABLE()

- 1. Purpose
 - Enables serial I/O transmission.
- 2. Function

Enables serial I/O transmission according to the hardware manual. Enables the transmission after switching the pin from the port function to serial I/O function. Reconsider the processing as necessary.

 $Performs \ the \ initialization \ procedure \ for \ the \ rest \ after \ SIO_ENABLE() \ and \ for \ transmission \ setting \ only.$

- Performs the following processing in the RL78 Family microcontroller.
- (1) Sets the operating mode to transmission.

Sets TEXmn=1b and REXmn=0b in SCRmn, enabling transmission.

- (2) Switches the pins to the serial I/O function.
 - Sets data output high and clock output high in SOm, enabling pin output.
 - Sets SOEmn=1b in some, enabling data output by serial communication operation.
 - \rightarrow The values reflected by communication operation are output from the serial data output pin
- (3) Enables serial communication operation.
 - Sets SSmn=1b in SSm.
 - \rightarrow The SEmn bit is set to 1, enabling clock output by serial communication.
 - \rightarrow The values reflected by communication operation are output from the serial clock output pin.
- 3. Remarks

This function is the counterpart to SIO_TX_DISABLE().After executing this function, execute SIO_TX_DISABLE() to end processing.

Before executing this function, execute SIO_DISABLE(), SIO_TX_DISABLE(), or SIO_TRX_DISABLE() (each of which use control by STm to stop communication operation) to stop communication operation.

When in the serial communication output stopped state, the output pin state is determined by an AND operation according to the setting of the serial output register (SOm) and the output latch setting of the port register (Pxx). Before executing this function, execute SIO_DISABLE() and SIO_IO_INIT() to set the corresponding CKOmn and SOmn bits in the serial output register (SOm) and the port registers (Pxx) to 1.



5.9.11 Macro Function SIO_TX_DISABLE()

- 1. Purpose
 - Disables the serial I/O transmission function.
- 2. Function

Disables transmission according to the inverse processing of SIO_TX_ENABLE(). Switches the pin from the serial I/O function to the port function after disabling transmission. Reconsider the processing as necessary.

Performs the following processing in the RL78 Family microcontroller.

- (1) Sets serial communication to the operation stopped state.
 - Sets STmn=1b in STm.
 - \rightarrow Cleared the SEmn to 0 and stopped clock output by serial communication operation.
 - \rightarrow Put the channel into the operation stopped state.
 - \rightarrow The value set in the CKOmn bit in SOm is output from the serial clock output pin.
- (2) Stops output by serial communication operation.
 - Sets SOEmn=0b in SOEm, stopping data output by serial communication operation.
 - \rightarrow The value set in the SOmn bit in SOm is output from the serial data output pin.
- (3) Sets the operating mode to communication disabled.

Sets TEXmn=0b and REXmn=0b in SCRmn, disabling communication.

3. Remarks

This function is the counterpart to SIO_TX_ENABLE(). After executing SIO_TX_ENABLE(), execute this function to end processing.

When in the serial communication output stopped state, the output pin state is determined by an AND operation according to the setting of the serial output register (SOm) and the output latch setting of the port register (Pxx). Before executing this function, execute SIO_DISABLE() and SIO_IO_INIT() to set the corresponding CKOmn and SOmn bits in the serial output register (SOm) and the port registers (Pxx) to 1.



5.9.12 Macro Function SIO_TRX_ENABLE()

- 1. Purpose
 - Enables serial I/O transmission/reception.
- 2. Function

Enables serial I/O transmission/reception according to the hardware manual. Enables the transmission/reception after switching the pin from the port function to serial I/O function. Reconsider the processing as necessary. Performs the initialization procedure for the rest after SIO_ENABLE() and for transmission/reception setting only. Performs the following processing in the RL78 Family microcontroller.

- (1) Sets the operating mode to transmission/reception.
 - Sets TEXmn=1b and REXmn=1b in SCRmn, enabling transmission/reception.
- (2) Switches the pins to the serial I/O function.
 - Sets data output high and clock output high in SOm, enabling pin output.
 - Sets SOEmn=1b in some, enabling data output by serial communication operation.
 - \rightarrow The values reflected by communication operation are output from the serial data output pin
- (3) Enables serial communication operation.
 - Sets SSmn=1b in SSm.
 - \rightarrow The SEmn bit is set to 1, enabling clock output by serial communication.
 - \rightarrow The values reflected by communication operation are output from the serial clock output pin.
- 3. Remarks

This function is the counterpart to SIO_TRX_DISABLE().After executing this function, execute SIO_TRX_DISABLE() to end processing.

Before executing this function, execute SIO_DISABLE(), SIO_TX_DISABLE(), or SIO_TRX_DISABLE() (each of which use control by STm to stop communication operation) to stop communication operation.

When in the serial communication output stopped state, the output pin state is determined by an AND operation according to the setting of the serial output register (SOm) and the output latch setting of the port register (Pxx). Before executing this function, execute SIO_DISABLE() and SIO_IO_INIT() to set the corresponding CKOmn and SOmn bits in the serial output register (SOm) and the port registers (Pxx) to 1.



5.9.13 Macro Function SIO_TRX_DISABLE()

- 1. Purpose
 - Disables the serial I/O transmission/reception function.
- 2. Function

Disables transmission/reception according to the inverse processing of SIO_TRX_ENABLE(). Switches the pin from the serial I/O function to the port function after disabling transmission/reception. Reconsider the processing as necessary.

Performs the following processing in the RL78 Family microcontroller.

- (1) Sets serial communication to the operation stopped state.
 - Sets STmn=1b in STm.
 - \rightarrow Cleared the SEmn to 0 and stopped clock output by serial communication operation.
 - \rightarrow Put the channel into the operation stopped state.
 - \rightarrow The value set in the CKOmn bit in SOm is output from the serial clock output pin.
- (2) Stops output by serial communication operation.
 - Sets SOEmn=0b in SOEm, stopping data output by serial communication operation.
 - \rightarrow The value set in the SOmn bit in SOm is output from the serial data output pin.
- (3) Sets the operating mode to communication disabled.
- Sets TEXmn=0b and REXmn=0b in SCRmn, disabling communication.
- 3. Remarks

This function is the counterpart to SIO_TRX_ENABLE(). After executing SIO_TRX_ENABLE(), execute this function to end processing.

When in the serial communication output stopped state, the output pin state is determined by an AND operation according to the setting of the serial output register (SOm) and the output latch setting of the port register (Pxx). Before executing this function, execute SIO_DISABLE() and SIO_IO_INIT() to set the corresponding CKOmn and SOmn bits in the serial output register (SOm) and the port registers (Pxx) to 1.



5.10 State Transition Diagram

Figure 5.11 shows the state transition diagram. Do not perform serial transmission or reception before the serial I/O function has been initialized. For details, see 7.6, Prohibition of Data Transmission and Reception.




Figure 5.11 State Transition Diagram



Clock Synchronous Single Master Control Software Using CSI Mode of Serial Array Unit

6. Application Example

This section gives an example of settings for the serial I/O control section.

Examples of the settings for usage are given below.

The locations where settings are made are identified by the comments header "/** SET **/" in the defining file.

6.1 mtl_com.h (common header file)

This is the header file for functions to be in common use.

Each mtl_com.h.XXX (excluding mtl_com.h.common) is made for the evaluation of a given MCU. Use the appropriate header file after renaming it mtl_com.h. If there is no header file for the MCU to be evaluated, make mtl_com.h with reference to mtl_com.h.XXX.

(1) Defining the Header Files for the OS

This sample code is independent of the OS.

In the example given below, the OS is not to be used.

That is, the settings in the sample code are for when the OS is not to be used, so the code is independent of the OS. This sample code does, however depend on other software.

```
/* In order to use wai_sem/sig_sem/dly_tsk for microITRON (Real-Time OS)-compatible, */
/* include the OS header file that contains the prototype declaration. */
/* When not using the OS, put the following 'define' and 'include' as comments. */
//#define MTL_OS_USE /* Use OS */
//#include <RTOS.h> /* OS header file */
//#include "mtl os.h"
```

(2) Defining the Header File with the Common Access Area Defined

It is possible to include a header file of MCU function register definitions. The main reason it would be necessary to include this header file is to enable port control, etc., by the device driver. The RL78 uses a different method to make these definitions, so the header file should be commented out in the sample code.

In the example below, the header file is not included.

(3) Defining the Loop Timer

The following header file is included so that the software loop timer is available for use.

This is used to secure waiting time for the device driver.

Comment out the "#include" directive if the software loop timer is not to be used.

The software loop timer is to be used in this example.

This header file must be included if the sample code is to be used.

/* When not using the loop timer, put the following 'include' as comments. // # include "mtl tim.h"

(4) Defining the Endian Mode

Either little-endian or big-endian mode can be specified.

For the RL78 Family microcontroller, define the endian mode as little-endian.



Clock Synchronous Single Master Control Software Using CSI Mode of Serial Array Unit

(5) Defining High-Speed Endian Processing

High-speed processing by mtl_end.c can be specified. Processing becomes high-speed if the M16C is in use.

In the case of the RL78 Family microcontroller, leave this commented out so that the definition is not made.

(6) Defining the Standard Library to Be Used

Define the type of standard library to be used.

Leave the "#define" below commented out if the library attached to the compiler is to handle the indicated processing.

The library attached to the compiler is to be used in the example below.

(7) Defining the RAM Area to Be Accessed

Define the RAM area to be accessed.

This obtains more efficient processing by standard functions and some other processes.

Define MTL MEM NEAR in the case of the RL78 Family microcontroller.



Clock Synchronous Single Master Control Software Using CSI Mode of Serial Array Unit

6.1.1 mtl_tim.h

This is included by the include directive for the loop timer in mtl_com.h.

The effects of the settings depend on the MCU, clock, and compiler options in use.

If the system is cache-equipped, make settings on the assumption that the instruction cache is enabled and that the code for loop-timer processing is stored in the cache.

Repeat measurement and adjust the settings according to the conditions of usage.

<pre>/* Define the counter value for the t /* Specify according to the user MCU, #if 1</pre>		d wai	t reg	uiremen	ts.			* / * /
/* Setting for 32MHz no wait (Compile	Option :	"-qx	" at	CubeSui	te+	V1.	01.0	01a,
CA78KOR Ver.1.30)*/								
#define MTL_T_1US	4	/*	loop	Number	of	1	us	*/
#define MTL T 2US	8	/*	loop	Number	of	2	us	*/
#define MTL T 4US	16	/*	loop	Number	of	4	us	*/
#define MTL T 5US	20	/*	loop	Number	of	5	us	*/
#define MTL T 10US	40	/*	loop	Number	of	10	us	*/
#define MTL T 20US	80	/*	loop	Number	of	20	us	*/
#define MTL_T_30US	120	/*	loop	Number	of	30	us	*/
#define MTL_T_50US	200	/*	loop	Number	of	50	us	*/
#define MTL T 100US	400	/*	loop	Number	of	100	us	*/
#define MTL T 200US	800	/*	loop	Number	of	200	us	*/
#define MTL T 300US	1200	/*	loop	Number	of	300	us	*/
#define MTL T 400US (MTL T 200US	* 2)	/*	loop	Number	of	400	us	*/
#define MTL_T_1MS	000	/*	loop	Number	of	1	ms	*/
#endif								

Times for the above values have not been measured, so the settings are not necessarily appropriate. Perform evaluation as required.



Clock Synchronous Single Master Control Software Using CSI Mode of Serial Array Unit

6.2 Setting up the Control Software for Clock Synchronous Single Master Operation

The locations where settings are made are identified by the comments header "/** SET **/" in the defining file.

6.2.1 R_SIO.h

(1) Defining the Wait Time after Setting Up the BRR

Setting the BRR of the SAU is followed by a software wait until one bit of data is transferred. Set this wait time as required.

The default setting is for $10 \ \mu s$.

Supposing transfer at 100 kHz and usage with Multimedia Cards, make the setting for 10 µs.

#define SIO_T_BRR_WAIT (uint16_t)MTL_T_10US /* BRR setting wait time */

The RL78 Family microcontroller does not require any wait after setting BRR. Since no wait processing is specified in the sample code, this line is ignored.

6.2.2 R_SIO_csi.h

This is the definition file for the SAU.

Each R_SIO_csi.h.XXX is made for the evaluation of a given MCU. Use the appropriate header file after renaming it R_SIO_csi.h. If there is no header file for the MCU to be evaluated, make R_SIO_csi.h with reference to the R_SIO_csi.h.XXX files.

(1) Defining the Operating Mode to Be Used

The resources of the MCU to be used can be set.

If processing is to be of MSB-first CRC-CCITT calculations, specify SIO_OPTION_2 as in the following example.

CRC-CCITT calculations are unnecessary when control is of serial EEPROM or serial Flash memory. In such cases, comment the definition out.

The separate R_SIO_csi_rx_mmc.c file is needed to perform CRC-CCITT calculations for controlling Multimedia Cards.

/*		*/
/* Define the combination	of the MCU's resources.	*/
/*		*/
#define SIO OPTION 1	/* Low speed*/ /* SI/O	*/
//#define SIO_OPTION_2	/* */ /* SI/O	+ CRC calculation (S/W) $*/$

(2) Defining the Form of CRC Calculation to Be Used

Define the form of CRC calculation to be used.

CRC-CCITT calculation is not used when control is of serial EEPROM or serial Flash memory. In such cases, comment the definition out.

To control multimedia cards, define both CRC-CCITT calculation and CRC-CCITT calculation at the same time.

/*		- */
/* Define the CRC calculation.		*/
/*		- */
#define SIO_CRCCCITT_USED	/* CRC-CCITT used	*/
#define SIO_CRC7_USED	/* CRC7 used	*/



(3) Defining the Pins to Be Used

Define the pins to be used.

The following example is for the CubeSuite+ integrated development environment (Renesas Electronics Corporation RL78, 78K0R compiler, CA78K0R).

/*			*/
/* Define the control	port.		*/
/* Delete comment of a	related :	macrodefinition, and please validate sett	ing. */
/*			*/
#define SIO_PM_DATAO	PM14.4	/* SIO DataOut	*/
#define SIO_PM_DATAI	PM14.3	/* SIO DataIn	*/
#define SIO_PM_CLK	PM14.2	/* SIO CLK	*/
#define SIO_P_DATAO	P14.4	/* SIO DataOut	*/
#define SIO_P_DATAI	P14.3	/* SIO DataIn	*/
#define SIO_P_CLK	P14.2	/* SIO CLK	*/
#define SIO_PIM_DATAI	PIM14.3	/* SIO DataIn	*/
#define SIO_PIM_CLK	PIM14.2	/* SIO CLK	*/
#define SIO_POM_DATAO	POM14.4	/* SIO DataOut	*/
#define SIO_POM_CLK	POM14.2	/* SIO CLK	*/

(4) Defining the Peripheral Enable Register

Specify the peripheral enable register related to the SAU to be used.

#define SIO SAUEN SAU1EN /* Control of CSI30 input clock supply */

(5) Defining the CSI Channel to Be Used

Specify the used CSI channel. The following example is for using CS130 with the CubeSuite+ integrated development environment (Renesas Electronics Corporation RL78, 78K0R compiler, CA78K0R).

/*-----*/

/* CSI30 setting example - Set the following for the system. */	
<pre>#define SIO_SPS SPS1 /* Serial clock select register *</pre>	/
#define SIO_SMR SMR12 /* Serial mode register *	/
#define SIO_SCR SCR12 /* Serial communication operation setting register*	/
<pre>#define SIO_SDR SDR12 /* Serial data register *</pre>	/
#define SIO_TXBUF SIO30 /* SIOp data register *	/
#define SIO_RXBUF SIO30 /* SIOp data register *	/
<pre>#define SIO_SIR SIR12 /* Serial flag clear trigger register *</pre>	/
#define SIO_SSR SSR12 /* Serial status register *	/
<pre>#define SIO_SS SS1L.2 /* Serial channel start register SSmn *</pre>	/
<pre>#define SIO_ST ST1L.2 /* Serial channel stop register STmn *</pre>	/
<pre>#define SIO_SE SE1L.2 /* Serial channel enable status register SEmn *</pre>	/
<pre>#define SIO_SOE SOE1L.2 /* Serial output enable register SOEmn *</pre>	/
#define SIO_SO SO1 /* Serial output register SOmn *	/
	/
#define SIO_SNFEN NFEN0.6 /* Use of noise filter of RXD pin SNFEN *	/
	/
	/
#define SIO_TXEND IF1H.4 /* CSI Transmit completion *	/



(6) Defining the Operating Clock to Be Used in the Serial Clock Select Register (SPSm)

Specify the operating clock selection in the serial clock select register (SPSm). CKm0 is used in the example below.

(7) Defining the Operating Clock (fMCK) Selection for the Channel to Be Used

Specify the operating clock (fMCK) selection used for the CKSmn bit in the serial mode register (SMRmn). CKm0 is used in the example below.

```
#define SIO USMR INIT
                         (uint16 t)0x0020
           /* 0000000000100000B */ /* SMR CSI initial setting
                                                                      */
           /* |||||||||||||+-- Interrupt source : Transfer end interrupt */
           /* ||||||||||||++--- Operation mode : CSI mode
                                                                      */
           /* ||||||||++---- Reserved
                                              : 0
                                                                      * /
                                                       Fixed
           /* ||||||||+----- Reserved
                                               : 1
                                                                      */
                                                       Fixed
           /* ||||||||+----- Reserved (Controls in UART mode)
                                                                      */
           /* |||||||+----- Reserved
                                                                      * /
                                               : 0
                                                       Fixed
           /* |||||||+----- Start trigger source : Software trigger
                                                                      */
           /* ||+++++----- Reserved
                                                                      */
                                               : 0
                                                       Fixed
           /* |+----- ftclk clock channel setting : Divided fmck
                                                                      */
           /* +----- fMCK clock channel setting: CKm0 set
                                                                      */
```

(8) Defining the Serial Output Value

Set to 1 the serial output register for the channel to be used.

To accomplish this, set to 1 the SOmn bit in the serial output register (SOm) of the channel to be used. This sets to 1 the SOmn bit corresponding to the location set to 1. The setting used for the CSI01 data output pin and clock output pin is shown in the example below.

#define SIO_USO_INIT (uint1)	6_t)0x0404 *,	/
/* 000001000000100B	*/ /* SOO initial setting *,	/
/* +	SOm0 output *,	/
/* +	SOm1 output *,	/
/* +	SOm2 output *,	/
/* +	SOm3 output *,	/
/* ++++	Reserved : 0 Fixed *,	/
/* +	1	/
/* +	CKOml output *,	/
/* +	CKOm2 output *,	/
/* +	CKOm3 output *,	/
/* ++++	Reserved : 0 *,	/



(9) Defining the Serial Output Level Register (SOLm)

In CSI mode the inversion setting is prohibited. Set 1 in order to write 0 to the relevant SOLmn bit and reserved bits. The reason for setting 1 is to contain the operation of writing 0 to the point that is set to 1 in the sample code, The setting when CSI30 is used is shown in the example below.

#define SIO USOL INIT (unit16 t) 0xFFFE /* 1111111111111110B */ /* SOLm initial setting(CSI mode setting) */ /* ||||||||||||||+-- SOLm0 Communication data is output : */ /* |||||||||||+--- Reserved : 1 Fixed */ /* ||||||||||||+---- SOLm2 Communication data is output : */ /* +++++++++++---- Reserved : 1 Fixed */ /* Caution: Refer to the application note for Setting method. */ /* Set Unit/Channel No. and reserved bit to use to 1. */ /* Because 0 is written to a register by setting 1. */

(10) Defining the Port Input Mode Register (PIM) and the Port Output Mode Register (POM)

According to the pin to be used, specify PIM and POM.

<pre>/* DataIn control #define SIO_DATAI_INIT() do { SIO_SNFEN = 0; SIO_PIM_DATAI = 0; /** SET **/ SIO_PM_DATAI = 1; } while (0)</pre>	/* DataIn initial setting /* Noise filter OFF /* Normal input buffer	*/ \
/* DataOut control	*/	
<pre>#define SIO_DATAO_INIT() do { SIO_POM_DATAO = 0; /** SET **/ SIO_P_DATAO = SIO_HI; SIO_PM_DATAO = 0; SIO_P_DATAO = SIO_HI; } while (0)</pre>	<pre>/* DataOut initial setting /* Normal output mode /* DataOut "H" /* DataOut Output</pre>	*/ \ */ \ */ \
<pre>#define SIO_DATAO_OPEN() do { SIO_PM_DATAO = 1; } while (0)</pre>	/* DataOut open setting /* DataOut Input	*/ \ */ \
/* CLK control	*/	
<pre>#define SIO_CLK_INIT() do { SIO_POM_CLK = 0; /** SET **/ SIO_P_CLK = SIO_HI; SIO_PM_CLK = 0; SIO_P_CLK = SIO_HI; } while (0)</pre>	/* CLK initial setting /* Normal output mode /* CLK "H"	*/ \ */ \
<pre>#define SIO_CLK_OPEN() do { SIO_PIM_CLK = 0; /** SET **/ SIO_PM_CLK = 1; } while (0)</pre>	/* Normal input buffer	*/ \



6.3 R_SIO_csi.c

R_SIO_csi.c.rl78g23 is made for the evaluation of RL78/G23. When using RL78/G23, replace it with R_SIO_csi.c.

An example of usage settings is shown below.

The settings to be made are identified by the comments header "/** SET **/" in the file.

(1) Setting the definition of SFR

There will be predefined preprocessor symbols in the C compiler used. The program is coded using these predefined preprocessor symbols.

Also, if the IAR Systems integrated development environment is used, it will be necessary to set the header file in which the SFRs for the microcontroller used are defined.

Table 6.1 SFR Area Define Settings

Integrated development environment	SFR setting required?	Method
CubeSuite+	Not required	Not required
IAR Embedded Workbench	Required	<pre>#ifdefICCRL78 #include <ior5f104pj.h> ← Change to match the microcontroller used. #include <ior5f104pj_ext.h> ← Change to match the microcontroller used.</ior5f104pj_ext.h></ior5f104pj.h></pre>
		#endif
e ² studio	Not required	Not required

The example below is for the 100-pin RL78/G14 microcontroller.

```
#ifdef __ICCRL78__ /* IAR RL78 Compiler */
    #include <ior5f104pj.h> /* for RL78/G14 100pin (R5F104PJ) */
    #include <ior5f104pj_ext.h> /* for RL78/G14 100pin (R5F104PJ) */
    #endif /* __ICCRL78__ */
```



Clock Synchronous Single Master Control Software Using CSI Mode of Serial Array Unit

7. Usage Notes

7.1 Usage Notes to be Observed when Building the Sample Code

To incorporate the sample code, include R_SIO.h and R_SIO_csi.h (after renaming R_SIO_csi.h.XXX).

When using Smart Configurator with e² studio (CC-RL compiler), include iodefine.h. For RL78/G23, the path is as follows.

"/src/smc_gen/r_bsp/mcu/rl78_g23/register_access/ccrl"

7.2 Unnecessary Functions

Unused functions waste ROM capacity, so we recommend excluding them by commenting them out and so on.

7.3 Using Other MCUs

Other MCUs can easily be used.

The files to be prepared are as follows:

- A common I/O module definition file corresponding to R_SIO_csi.h.XXX
- A header definition file corresponding to mtl_com.h.XXX

Make them by referring the attachment.

7.4 Port Control for Serial Data and Clock Output Pins

To set these pins to function as ports, set to 1 the CKOmn and SOmn bits in the serial output register (SOm). The output from these pins is determined by an AND operation using the serial output register (SOm) setting and the output latch setting of the corresponding port registers (Pxx). When the CKOmn bit and SOmn bit are set to 1, the unmodified port register (Pxx) setting value becomes the output value of the corresponding pin.

7.5 Enabling/Disabling Clock Supply to the Serial Array Unit

In the sample code, supply of the clock is started by the serial I/O enable setting processing (R_SIO_Enable()), but no control over stopping the clock is provided by the serial I/O disable setting processing (R_SIO_Disable()). This is because it is assumed that other programs may be using the other channels of the same unit.

Therefore, the user should provide additional program code with the necessary control functions if there is a need to stop operation of individual units in order to reduce power consumption and noise, taking into account the control of channels other than the one used by the sample code.

Note that the sample code does provide the capability to stop operation of the channel used by the application.

7.6 **Prohibition of Data Transmission and Reception**

Do not perform serial data transmission or reception if the serial I/O function has not been enabled.

In the sample code, supply of the clock to the serial array unit starts when driver initialization processing (R_SIO_Init_Driver()) is performed. Executing serial I/O data transmit processing (R_SIO_Tx_Data()) or serial I/O data receive processing (R_SIO_Rx_Data()) in this state will cause transmission or reception processing to start even though the correct register settings for the serial I/O function have not been completed. It is not possible for transmission or reception processing to proceed properly in this state because the register settings for items such as the baud rate are not correct.

To perform serial I/O data transmit processing (R_SIO_Tx_Data()) or serial I/O data receive processing (R_SIO_Rx_Data()), first execute serial I/O enable setting processing (R_SIO_Enable()) to make the necessary register settings related to serial I/O. Also refer to 5.10, State Transition Diagram.



7.7 Setting Serial Output Level Register (SOLm)

In CSI mode the inversion setting is prohibited. Set 1 in order to write 0 to the relevant SOLmn bit and reserved bits.

The reason for setting 1 is to contain the operation of writing 0 to the point that is set to 1 in the sample code,

Also refer to 6.2.2 (9), Defining the Serial Output Level Register (SOLm).

7.8 About Warnings of Duplicate Type Declaration

This driver has declared the intN_t and uintN_t that are declared in the "stdint.h". There is a possibility that the warning occurs when including the "stdint.h". If the type of declaration is unnecessary, delete the declaration of this driver.



Website and Support

Renesas Electronics Website <u>http://www.renesas.com/</u>

Inquiries

http://www.renesas.com/contact/

All trademarks and registered trademarks are the property of their respective owners.



Clock Synchronous Single Master Control Software Using CSI Mode of Serial Array Unit

Revision History

Dev	Rev. Date		Description			
Rev.	Date	Page	Summary			
1.02	Aug.31, 2012	—	First edition issued			
1.04	Apr. 30, 2014	—	The Product name was 'RL78/G14 Group'.			
			The Application Note Number, Date and Revision are changed.			
		1	The MCU name in Introduction was 'RL78/G14 Group'.			
		1	Added the combination information URL of the latest slave			
			device control software.			
		1	The Target Device was 'RL78/G14 Group'.			
		1	Added the following.			
			Note that the term "RL78 Family microcontroller" is used in this			
			document for ease of description since the target devices come			
			from multiple groups.			
		3-	The 'RL78 Family microcontroller' was 'RL78/G14 Group'.			
		4	Added the following title to section 2.			
			(1) RL78/G14 SAU Integrated Development Environment			
		4.0	CubeSuite+			
		4-8	Added the following conditions to section 2.			
			(2) RL78/G14 SAU Integrated Development Environment IAR Embedded Workbench			
			(3) RL78/G1C SAU Integrated Development Environment			
			CubeSuite+			
			(4) RL78/G1C SAU Integrated Development Environment IAR Embedded Workbench			
			(5) RL78/L12 SAU Integrated Development Environment CubeSuite+			
			(6) RL78/L12 SAU Integrated Development Environment IAR Embedded Workbench			
			(7) RL78/L13 SAU Integrated Development Environment			
			CubeSuite+			
			(8) RL78/L13 SAU Integrated Development Environment IAR Embedded Workbench			
			(9) RL78/L1C SAU Integrated Development Environment CubeSuite+			
			(10) RL78/L1C SAU Integrated Development Environment IAR			
			Embedded Workbench			
		9	The following added to section 3.			
			 Micron Technology P5Q Serial Phase Change Memory Control Software (R01AN1439EJ) 			
			 Micron Technology N25Q Serial NOR Flash Memory Control Software (R01AN1528EJ) 			
			Spansion S25FLxxxS MirrorBit® Flash Non-Volatile Memory Control Software (R01AN1529EJ)			
		12	Section 5.1.1 and 5.1.2			
			The 'RL78 Family microcontroller' was 'RL78/G14'.			

Clock Synchronous Single Master Control Software Using CSI Mode of Serial Array Unit

Boy	Data	Descript	ion
Rev.	Date	Page	Summary
		15	Section 5.3
			'The sizes of the required memory areas for each MCU of different
			instructions are given below. Investigate the instructions of MCU to
			be used and give by reference. See chapter 2, Conditions for
			Checking the Operation of the Software, for the environment.' was
			'The sizes of the required memory areas are given below.'.
		15	Added the following title to section 5.3.
			(1) RL78/G14 SAU Integrated Development Environment
			CubeSuite+
		15	Added the following sizes to section 5.3.
			(2) RL78/G14 SAU Integrated Development Environment IAR
			Embedded Workbench
			(3) RL78/L13 SAU Integrated Development Environment
			CubeSuite+
			(4) RL78/L13 SAU Integrated Development Environment IAR Embedded Workbench
		40	
		16	Section 5.4
			Changed Application Note Number.
			Changed Folder names.
			'R_SIO_csi.h.rl78g14' was 'R_SIO_csi.h.rl78'.
			Added the following.
			R_SIO_csi.h.rl78g1c R_SIO_csi.h.rl78l12
			R_SIO_csi.h.rl78l13
		30	R_SIO_csi.h.rl78l1c 1.Function of sections 5.9.3
		30	Added (1).
		31	1.Function of sections 5.9.4
		51	Added (1).
		32	1.Function of sections 5.9.6
		52	Added (1).
		36	Changed content of sections 6.2.2 (5).
		46	Added Section 6.3, R_SIO_csi.c.
		48	Original section 7.4, Method of Manipulating SFR Area, removed.
1.05	Mar. 31, 2016	5	Section 2
1.00	Mar. 01, 2010	Ũ	Changed the following conditions.
			(1) RL78/G14 SAU Integrated Development Environment CS+ for
			CA,CX (Compiler: CA78K0R)
			Added the following conditions.
			(2) RL78/G14 SAU Integrated Development Environment CS+ for
			CC (Compiler: CC-RL)
		16	Section 5.2
			Added the following.
			5.2.7 Data Transmission/ Reception (R_SIO_TRx_Data())



Clock Synchronous Single Master Control Software Using CSI Mode of Serial Array Unit

Data	Data	Descript	ion
Rev.	Date	Page	Summary
		17	Section 5.3 Changed the following sizes. (1) RL78/G14 SAU Integrated Development Environment CS+ for CA,CX (Compiler: CA78K0R) Added the following sizes. (2) RL78/G14 SAU Integrated Development Environment CS+ for
		19	CC (Compiler: CC-RL) Changed the following table to Section 5.4.
		21	5.7 List of Functions Added function R_SIO_TRx_Data().
		32	Added the following to Section 5.8. 5.8.7 Serial I/O Data Transmit/Receive Processing
		43	Changed the following diagrams to Section 5.10.
		53	Section 7 Added the following. 7.8 About Warnings of Duplicate Type Declaration
1.06 Jul. 14, 2021	1	Added RL78/G23 to title and abstract Updated document links MX25R1635F and MX25L3233F added to operation check devices Added RL78/G23 to the MCU used to check the operation Added Micronix International device to the device used for operation check	
		10,11	Added the operation confirmation condition of RL78/G23 to 2. Operation Confirmation Condition.
		12	Added R01AN1967JJ application note title to 3. Related Application Notes
		19	Added memory size of RL78/G23 to 5.3. Sizes of Required Memory
		20	Added RL78/G23 files to 5.4. File Configuration
1.07	Aug. 4, 2022	11	Added the following conditions to section 2 (14) RL78/G23 SAU Integrated Development Environment e ² studio
		19	Added the following sizes to section 5.3. (8) RL78/G23 SAU Integrated Development Environment e ² studio
		20	Section 5.4 Rename the sample code folder. Updated Application Note Number.
		52	Section 6.3 (1) Setting the definition of SFR. Removed description of MCU. Added e ² studio.
		53	Section 7.1 Added notes on using smart configurator with e ² studio (CC-RL compiler).



General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the highimpedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shootthrough current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.)

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABLEITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
 (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>.

© 2022 Renesas Electronics Corporation. All rights reserved.