

Timer RD (Complementary PWM Mode)

R01AN0084EJ0101 Rev.1.01 June. 1, 2012

# 1. Abstract

This document describes a setting method and an application example for timer RD in complementary PWM mode in the R8C/38C Group.

# 2. Introduction

The application example described in this document applies to the following microcomputer (MCU) and parameter:

- MCU: R8C/38C Group
- XIN clock frequency: 20 MHz

This application note can be used with other R8C Family MCUs which have the same special function registers (SFRs) as the above group. Check the manual for any modifications to functions. Careful evaluation is recommended before using the program described in this application note.



# 3. Application Example

#### 3.1 Program Outline

Normal-phase and counter-phase PWM waveforms (one phase, triangular wave modulation, and dead time) with with 350  $\mu$ s periods are output. Four kinds of PWM waveforms shown in Figures 3.2 to 3.5 are switched at the timings shown in Figures 3.6 to 3.10, and are repeated sequentially:

PWM waveform 1  $\rightarrow$  PWM waveform 2  $\rightarrow$  low fixed  $\rightarrow$  PWM waveform 2  $\rightarrow$  high fixed  $\rightarrow$  PWM waveform 1 The 350 µs PWM periods are calculated using the TRD0 setting value. 350 µs = 1/20 MHz × (TRDGRA0 + 2 - TRD0) × 2 = 50 ns × 3500 × 2

One period of normal-phase and counter-phase signals from the PWM waveform 1 output are output. Normal-phase output: Inactive level (50 μs) → Active level (250 μs) → Inactive level (50 μs) Counter-phase output: Active level (25 μs) → Dead time (25 μs) → Inactive level (250 μs) → Dead time (25 μs) Active level (25 μs)

Output signals are shown below:

TRDIOB0 pin: PWM waveform 1 normal-phase output Inactive level "H" 100  $\mu$ s = 1/20 MHz × (TRDGRB0 + 1) × 2 = 50 ns × 1000 × 2 Active level "L" 250  $\mu$ s = 1/20 MHz × (TRDGRA0 - TRDGRB0 - TRD0 + 1) × 2 = 50 ns × 2500 × 2 TRDIOD0 pin: PWM waveform 1 counter-phase output Inactive level "H" 250  $\mu$ s = 1/20 MHz × (TRDGRA0 - TRDGRB0 - TRD0 + 1) × 2 = 50 ns × 2500 × 2 Active level "L" 50  $\mu$ s = 1/20 MHz × (TRDGRB0 + 1 - TRD0) × 2 = 50 ns × 500 × 2 Dead time "H" 25  $\mu$ s = 1/20 MHz × TRD0 = 50 ns × 500

One period of normal-phase and counter-phase signals from the PWM waveform 2 output are output. Normal-phase output: Inactive level (125  $\mu$ s)  $\rightarrow$  Active level (100  $\mu$ s)  $\rightarrow$  Inactive level (125  $\mu$ s) Counter-phase output: Active level (100  $\mu$ s)  $\rightarrow$  Dead time (25  $\mu$ s)  $\rightarrow$  Inactive level (100  $\mu$ s)  $\rightarrow$  Dead time (25  $\mu$ s)  $\rightarrow$  Active level (100  $\mu$ s)

Output signals are shown below:

TRDIOB0 pin: PWM waveform 2 normal-phase output Inactive level "H" 250  $\mu$ s = 1/20 MHz × (TRDGRB0 + 1) × 2 = 50 ns × 2500 × 2 Active level "L" 100  $\mu$ s = 1/20 MHz × (TRDGRA0 – TRDGRB0 – TRD0 + 1) × 2 = 50 ns × 1000 × 2 TRDIOD0 pin: PWM waveform 2 counter-phase output Inactive level "H" 100  $\mu$ s = 1/20 MHz × (TRDGRA0 – TRDGRB0 – TRD0 + 1) × 2 = 50 ns × 1000 × 2 Active level "L" 200  $\mu$ s = 1/20 MHz × (TRDGRB0 + 1 – TRD0) × 2 = 50 ns × 2000 × 2 Dead time "H" 25  $\mu$ s = 1/20 MHz × TRD0 = 50 ns × 500 One period of normal-phase and counter-phase signals from the low fixed output are output. TRDIOB0 pin normal-phase output: Low output continuously TRDIOD0 pin counter-phase output: High output continuously

One period of normal-phase and counter-phase signals from the high fixed output are output. TRDIOB0 pin normal-phase output: High output continuously TRDIOD0 pin counter-phase output: Low output continuously



#### Timer RD (Complementary PWM Mode)

#### R8C/38C Group

Settings

- Use f1 (XIN clock: 20 MHz) as the count source.
- The TRD0 register is decremented at the compare match with the TRDGRA0 register when incrementing.
- Enable the compare match interrupt of registers TRD0 and TRDGRA0.
- The TRD1 register is decremented at the compare match of registers TRD0 and TRDGRA0 when incrementing.
- Transfer data from the buffer register to the general register when the TRD1 register underflows.
- Registers TRD0 and TRD1 are incremented when the TRD1 register becomes FFFFh from 0000h when decrementing.
- Select the TRDGRB0 and TRDGRD0 pin output levels as "L" active and the initial output level as inactive level "H".
- Output an active level signal "L" from the TRDIOB0 output pin at the compare match of registers TRD1 and TRDGRB0.
- Output an active level signal "L" from the TRDIOD0 output pin at the same time the count starts.
- Invert the output level of the TRDIOD0 output pin at the compare match of registers TRD0 and TRDGRB0.
- Invert the output level of the TRDIOC0 output pin every 1/2 period of PWM.
- Use buffer operation (BFD0).
- Do not use the pulse output forced cutoff input function.
- Do not use A/D triggers.

Figure 3.1 shows a Block Diagram. Table 3.1 lists the pins used and their functions. Figures 3.2 to 3.5 show PWM waveforms, and figures 3.6 to 3.10 show waveform switching timings.





Figure 3.1 Block Diagram


#### Table 3.1 Pins Used and Their Functions

Pin Name	I/O	Function
P2_2/TRDIOB0	Output	PWM output 1 normal-phase output
P2_1/TRDIOC0	Output	Output inverted every 1/2 period of PWM
P2_3/TRDIOD0	Output	PWM output 1 counter-phase output
















Figure 3.4 Low Fixed






Figure 3.5 High Fixed






Figure 3.6 Switch Timing from PWM Waveform 1 to PWM Waveform 2






Figure 3.7 Switch Timing from PWM Waveform 2 to Low Fixed






Figure 3.8 Switch Timing from Low Fixed to PWM Waveform 2






Figure 3.9 Switch Timing from PWM Waveform 2 to High Fixed






Figure 3.10 Switch Timing from High Fixed to PWM Waveform 1

## 3.2 Memory

Table 3.2	Memory
-----------	--------

Memory	Size	Remarks
ROM	303 bytes	In the r01an0084_src.c module
RAM	2 bytes	In the r01an0084_src.c module
Maximum user stack	10 bytes	
Maximum interrupt stack	4 bytes	

Memory size varies depending on the C compiler version and compile options.

The above applies to the following conditions:

C compiler: M16C Series, R8C Family C Compiler V.5.45 Release 01 Compile options: -c -finfo -dir "\$(CONFIGDIR)" -R8C



## 4. Software

This section shows the initial setting procedures and values to set the example described in section **3. Application Example**. Refer to the latest **R8C/38C Group** hardware user's manual for details on individual registers.

The  $\times$  in the register's Setting Value represents bits not used in this application, blank spaces represent bits that do not change, and the dash represents reserved bits or bits that have nothing assigned.

## 4.1 Function Tables

Declaration	void mcu_init(void)	void mcu_init(void)					
Outline	System clock settin	ig					
Argument	Argument name		Meaning				
Argument	None		—				
Variable (global)	Variable name		Contents				
variable (global)	None		—				
Returned value	Туре	Value	Meaning				
	None -		—				
Function	Set the system cloc	ck (XIN clock).					


Declaration	void timer_rd_init(void)							
Outline	Initial setting of tim	nitial setting of timer RD associated SFRs						
Argument	Argument name		Meaning					
Argument	None		—					
Variable (global)	Variable name		Contents					
valiable (global)	None		—					
Returned value	Туре	Value	Meaning					
	None	—	—					
Function	Initialize timer RD	associated SFRs	to use timer RD in complementary PWM mode.					

Declaration	void _timer_rd_ch0(void)						
Outline	Timer RD0 interrup	Timer RD0 interrupt handling					
Argumont	Argument name		Meaning				
Argument	None						
Variable (global)	Variable name		Contents				
	unsigned char int_	cnt	Interrupt counter				
	unsigned char outp	out_chg_mode	Output switch mode				
Returned value	Туре	Value	Meaning				
Returned value	None	char int_cnt     Interrupt counter       char output_chg_mode     Output switch r	—				
Function	TRDGRA0. Every	10 times an interrupt					



#### 4.2 Main Function

• Flowchart



Disable interrupts.

System clock setting (XIN clock setting)


Initial setting of timer RD associated SFRs (complementary PWM mode setting)

Enable interrupts.



## 4.3 System Clock Setting

• Flowchart





• Register settings

(1) Enable writing to registers CM0, CM1, CM3, OCD, FRA0, FRA1, FRA2, and FRA3.

Prot	ect Regis	ster (P	RCR)										
	Bit	b7	b6	b5	b4	b	3	b2	b1	b0			
Setting	Value	_	—	—		)	(	х	х	1			
Bit	Symbol		I	Bit Name			Function						
b0	PRC0	Prote	Protect bit 0					es writing t FRA0, FR ite enabled				R/W	
			d on-chip o rol Registe		)								
	Bit	b7	b6	b5	b4	b	3	b2	b1	b0			
Setting	Value				0			х	х	Х			
Bit	Symbol			Bit Name					Functio	on		R/W	
b4	CM14	Low-s	speed on-c		or stop bit		0: Low-speed on-chip oscillator on						
			control regional regi		)								
	Bit	b7	b6	b5	b4	b	3	b2	b1	b0			
Setting	Value					-		Х	Х	Х			
Bit	Symbol		E	Bit Name					Functi	on		R/W	
b3	-	Port/XII	N-XOUT sv	vitch bit			1: X	IN-XOUT p	in			R/W	
	-		control regi rol Registe b6		) b4	b	3	b2	b1	b0			
Settina	Value			0	х		(	Х		_			

Γ	Bit	Symbol	Bit Name	Function	R/W
	b5	CM05	XIN clock (XIN-XOUT) stop bit	0: XIN clock oscillates	R/W

(5) Wait until oscillation stabilizes.




(6) S	elect the	XIN clo	ock.										
Syst	em Cloc	k Conti	rol Regist	er 0 (CM0	)								
-	Bit	b7	b6	b5	b4		b3	b2	b1		b0		
Setting	Value	0			Х		Х	х	—		—		
Bit	Symbol		Bit N	lame					Function				R/W
b7	-	XIN, XC	CIN clock s	elect bit		0: XIN	clock						R/W
						* 							
(7) S	elect the	XIN clo	ock as the	system cloc	k.								
_													
Osci				egister (OC									
Setting '	Bit	b7	b6	b5	b4		b3 x	b2 0	b1 x	-	b0 x	-	
Setting	value	_		_			^	0	^		^		
Bit	Symbol			Bit Name					Funct	tion			R/W
b2	OCD2	Syste	m clock se	elect bit			0: XI	N clock se	lected				R/W
			. 1	• , 1									
(8) 8	et system	clock (	control reg	lister 1.									
Syst	em Cloc	k Conti	rol Regist	er 1 (CM1	)								
	Bit	b7	b6	b5	b4		b3	b2	b1		b0		
Setting	Value	0	0	—				х	х		Х		
Bit	Symbol			Bit Name					Functi	on			R/W
b6	CM16	CPU	clock divis	ion select b	it 1		b7 b6						R/W
b7	CM17						00:1	No division	mode				R/W
(9) S	et system	clock (	control reg	lister 0.									
Syst	em Cloc	k Conti	rol Regist	er 0 (CM0	)								
	Bit	b7	b6	b5	b4		b3	b2	b1		b0		
Setting	Value		0		Х		Х	х	_				
Bit	Symbol		Bit N	lame		1			Function				R/W
b6	-	CPU clo		n select bit	0	0: Bits	CM16	and CM17		egist	er ena	abled	R/W
	I												
(10)	Disable v	vriting t	o registers	s CM0, CM	1, CM3	3, OCD	, FRA(	), FRA1, F	RA2, and	I FRA	A3.		
Prot	ect Regi	•	,										
Sotting	Bit	b7	b6	b5	b4		b3	b2	b1		b0	7	
Setting	value	_	_				Х	Х	Х	1	0		
Bit	Symbol		Bit Nar	me				Fur	nction				R/W
b0	PRC0	Proteo	ct bit 0		FRA <sup>2</sup>	1, FRA2	, and F	egisters Cl ⁼RA3.	M0, CM1,	CM3	3, OC[	D, FRA0,	R/W
					0: Wi	rite disa	bled						




### 4.4 Initial Setting of Timer RD Associated SFRs

• Flowchart









- Register settings
  - (1) Initialize port P2.
- Port P2 Register (P2)

	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Setting	Value	Х	х	х	х	1	1	1	х	]	
Bit	Symb	ol	Bit Na	ame			Fu	inction			R/W
b1	P2_1	1 Pc	ort P2_1 bit								R/W
b2	P2_2	2 Pc	ort P2_2 bit		1: "H"	level					R/W
b3	P2_3	3 Pc	ort P2_3 bit								R/W

(2) Set ports  $P2_1$  to  $P2_3$  to output mode.

#### Port P2 Direction Register (PD2)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Setting Value	Х	Х	Х	Х	1	1	1	х

Bit	Symbol	Bit Name	Function	R/W
b1	PD2_1	Port P2_1 direction bit		R/W
b2	PD2_2	Port P2_2 direction bit	1: Output mode (functions as an output port)	R/W
b3	PD2_3	Port P2_3 direction bit		R/W

#### (3) Set timer RD to active.

### Module Standby Control Register (MSTCR)

	Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Setting V	Value	_	х	х	0	х	—	—	_	
Bit	Symbo	1	Bit Na	ame			Fu	Inction		R/W
b4	MSTTR	D Tim	er RD stand	dby bit	0: Activ	/e				R/W



(4) Set timer RD pin select register 0.

#### Timer RD Pin Select Register 0 (TRDPSR0)

	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Setting	Value		1	1	0	1	0	_	х		
										_	
Bit	5	Symbol		Bit I	Name			Fund	ction		R/W
b2	TRD	IOB0SEL0		30 pin seled	at hit		b3 b2		R/W		
b3	TRD	IOB0SEL1					1 0: P2_2	assigned			R/W
b4	TRD	IOC0SEL0		0 pin sele	ct hit		b5 b4				R/W
b5	TRD	IOC0SEL1		o pin sele			1 0: P2_1	assigned			R/W
b6	TRD	IOD0SEL0	TRDIOE	00 pin sele	ct bit		1: P2_3 as	signed			R/W

(5) Disable the timer RD0 interrupt.

Interrupt Control Register (TRD0IC)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Setting Value		—				0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	ILVL0			R/W
b1	ILVL1	Interrupt priority level select	0 0 0: Level 0 (interrupt disabled)	R/W
b2	ILVL2			R/W
b3	IR	Interrupt request bit	0: No interrupt requested 1: Interrupt requested	R

(6) Disable the timer RD1 interrupt.

Interrupt Control Register (TRD1IC)	)
-------------------------------------	---

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Setting Value	_	—		_		0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	ILVL0			R/W
b1	ILVL1	Interrupt priority level select	0 0 0: Level 0 (interrupt disabled)	R/W
b2	ILVL2			R/W
b3	IR	Interrupt request bit	0: No interrupt requested 1: Interrupt requested	R



(7) Stop timer RD0 and timer RD1 counts, and set timer RD0 and RD1 count operations.

Time	Timer RD Start Register (TRDSTR)												
	Bit	b7		b6	b5	b4	b3		b2	b1	b	0	
Setting '	Value				—	—	1		1	0	0		
Bit Symbol Bit Name									Funct	ion		R/W	
b0	b0 TSTART0 TRD0 count start flag						0: C	ount stops	;			R/W	
b1	TSTA	ART1	TRD1	count s	tart flag			0: C	ount stops	;			R/W
b2	b2 CSEL0 TRD0 count operation select bit							ount conti ith the TR			mpare match	R/W	
b3 CSEL1 TRD1 count operation select bit							ount conti ith the TR			mpare match	R/W		

(8) Disable A/D triggers.

#### Timer RD Trigger Control Register (TRDADCR)

	Bit	b7	b6	b5	b4	b3	b2	b1	b0
Setting \	/alue	Х	х	х	х	х	Х	0	0
Bit Symbol Bit Name							Func	tion	

	Bit	Symbol	Bit Name	Function	R/W
ſ	b0	ADTRGA0E	A/D trigger A0 enable bit	0: A/D trigger disabled	R/W
	b1	ADTRGB0E	A/D trigger B0 enable bit	0: A/D trigger disabled	R/W

#### (9) Set the timer RD mode register.

Timer RD Mode Register	(TRDMR)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Setting Value	Х	Х	1	0				0

Bit	Symbol	Bit Name	Function	R/W
b0	SYNC	Timer RD synchronous bit	0: Registers TRD0 and TRD1 operate independently	R/W
b4	BFC0	TRDGRC0 register function select bit	Set this bit to 0 (general register) in complementary PWM mode.	R/W
b5	BFD0	TRDGRD0 register function select bit	1: Buffer register of TRDGRB0 register	R/W



(10) Set the timer RD function control register.


#### Timer RD Function Control Register (TRDFCR)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Setting Value	х	0	х	х	0	0	1	0	

Bit	Symbol	Bit Name	Function	R/W			
b0	CMD0	Combination mode select bit	1 0: Complementary PWM mode (transfer from	R/W			
b1	CMD1	Combination mode select bit	the buffer register to the general register at the underflow in the TRD1 register)				
b2	OLS0	Normal-phase output level select bit (in reset synchronous PWM mode or complementary PWM mode)	0: Initial output "H", Active level "L"	R/W			
b3	b3 OLS1	Counter-phase output level select bit (in reset synchronous PWM mode or complementary PWM mode)					
b6	STCLK	External clock input select bit	0: External clock input disabled	R/W			

#### (11) Set timer RD control register 0.

#### Timer RD Control Register 0 (TRDCR0)



Bit	Symbol	Bit Name	Function	R/W			
b0	TCK0			R/W			
b1	TCK1	Count source select bit	b2 b1 b0 0 0 0: f1	R/W			
b2	TCK2						
b5	CCLR0			R/W			
b6	CCLR1	TRD0 counter clear select bit	Set to 000b (disable clearing (free-running operation)) in complementary PWM mode.	R/W			
b7	CCLR2		operation), in complementary i wive mode.				

(12) Set timer RD control register 1.

#### Timer RD Control Register 1 (TRDCR1) Bit b7 b6 b5 b4 b3 b2 b1 Setting Value 0 0 0 0 0 Х Х Bit Symbol Bit Name Function TCK0 b0 b2 b1 b0 b1 TCK1 Count source select bit

b1	TCK1	Count source select bit	b2 b1 b0 0 0 0: f1	R/W
b2	TCK2	Ť		R/W
b5	CCLR0		Catta 000h (diachla alagriag (frag muning	R/W
b6	CCLR1		Set to 000b (disable clearing (free-running operation)) in complementary PWM mode.	R/W
b7	CCLR2	Ť		R/W

R/W

R/W

b0

0

(13) Set timer RD counter 0 to 500 (1F4h).

Time	r RD	Counter (	) (TRD0)								
	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Setting V	/alue	1	1	1	1	0	1	0	0	]	
	Bit	b15	b14	b13	b12	b11	b10	b9	b8		
Setting V	'alue	0	0	0	0	0	0	0	1	]	
Bit				Fur	nction				Setting F	lange	R/W
b15-b0	Set the dead time.									FFFFh	R/W

(14) Initialize timer RD counter 1 to 0000h.

Timer RD Counter 1 (TRD1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Setting Value	0	0	0	0	0	0	0	0
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Setting Value	0	0	0	0	0	0	0	0

Bit	Function	Setting Range	R/W
	Set 0000h. Count a count source. Count operation is incremented or decremented. When an underflow occurs, the UDF bit in the TRDSR1 register is set to 1.	0000h to FFFFh	R/W

(15) Set compare value 4000 - 2 (F9Eh) of timer RD counter 0 to timer RD general register A0.

Time	r RD (	General F	Register A	.0 (TRDGI	RA0)					
	Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Setting V	alue/	1	0	0	1	1	1	1	0	
	Bit	b15	b14	b13	b12	b11	b10	b9	b8	
Setting V	/alue	0	0	0	0	1	1	1	1	
Bit					F	unction				R/W
	Gene	ral registe	r. Set the F	PWM period	d at initializ	zation.				
b15-b0	Settir	ig range: S	Setting valu	le or above	in TRD0 r	register				R/W
		• •	•			alue or belo	W			

(16) Set compare value 1000 - 1 (3E7h) of timer RD counter 0 or timer RD counter 1 to timer RD general register B0.

Timer	r RD (	General F	Register B	0 (TRDG	RB0)							
	Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Setting V	alue	1	1	1	0	0	1	1	1			
	Bit	b15	b14	b13	b12	b11	b10	b9	b8			
Setting V	alue	0	0	0	0	0	0	1	1			
	-											
Bit					F	unction					R/W	
	Gene	ral registe	er. Set the c	hanging po	oint of PWI	V1 output a	at initializati	on.				
b15-b0	General register. Set the changing point of PWM1 output at initialization. Setting range: Setting value or above in TRD0 register TRDGRA0 register - TRD0 register setting value or below											

(17) Set the same value 1000 - 1 (3E7h) of timer RD general register B0 to timer RD general register D0.

Timer RD	Timer RD General Register D0 (TRDGRD0)											
Bit	b7	b6	b5	b4	b3	b2	b1	b0				
Setting Value	1	1	1	0	0	1	1	1				
Bit	b15	b14	b13	b12	b11	b10	b9	b8				
Setting Value	0	0	0	0	0	0	1	1				

Bit	Function	R/W
b15-b0	Buffer register. Set the changing point of next PWM1 output Setting range: Setting value or above in TRD0 register TRDGRA0 register - TRD0 register setting value or below Set this register to the same value as the TRDGRB0 register for initialization.	R/W

(18) Set timer RD output master enable register 1.

#### Timer RD Output Master Enable Register 1 (TRDOER1)

	Bit	b7	7 b6 b5 b4 b3 b2 b1 b0											
Setting	Value	Х		х	Х	x x		0	0	1	]			
Bit	Sym	bol									R/W			
b0	EA	.0	TRD	IOA0 outp	ut disable	bit	prog	Set this bit to 1 (the TRDIOA0 pin is used as a programmable I/O port) in reset synchronous PWM mode.						
b1	EB	0	TRD	IOB0 outp	ut disable	bit	0: E		R/W					
b2	EC	0	TRDIOC0 output disable bit					0: Enable output						
b3	B3 ED0 TRDIOD0 output disable bit 0: Enable output						R/W							

(19) Set to pulse output forced cutoff input disabled.

Time	Timer RD Output Master Enable Register 2 (TRDOER2)											
	Bit	b	7	b6	b5	b4	b3	b2	b1	b0		
Setting	Value	C	)	—	—	—	—	—	—	—		
Bit	Sym	bol			Bit Name				Functio	n		R/W
b7	PTO INTO of pulse output forced cutoff signal input enabled bit					d cutoff	0: Puls	se output fo	orced cutof	f input disa	bled	R/W

(20) Initialize input capture/compare match flag A.

Time	Timer RD Status Register 0 (TRDSR0)												
	Bit	b	7	b6	b5	b4	b3	b2	b1	b0			
Setting	Value		_	_	—	х	х	х	х	0			
Bit	Sym	lod			Bit Name				Functio	n		R/W	
b0	IMF	FA	Input	capture/c	ompare ma	atch flag A		[Source for setting this bit to 0] Write 0 after read.					

(21) Set the IMFA bit to enable the IMIA interrupt.

Timer RD Interrupt Enable Register 0 (TRDIER0)

	Bit	b7	7	b6	b5	b4	b3	b2	b1	b0		
Setting	Value		-	—	_	х	х	х	х	1	]	
Bit	Sym	bol			Bit Name				Functio	n		R/W
b0	IMIE		A Input capture/compare match enable bit A		atch interrup	ot 1: Ena	able interru	pt (IMIA) b	y the IMFA	bit	R/W	

(22) Disable the timer RD1 interrupt.

Time	Timer RD Interrupt Enable Register 1 (TRDIER1)											
	Bit t	57	b6	b5	b4		b3	b2	b1	b0		
Setting	Value -	_	_	—	0		0	0	0	0	]	
Bit	Symbol			Bit Name					Functio	n		R/W
b0	IMIEA		: capture/c le bit A	pture/compare match interrupt							R/W	
b1	IMIEB		: capture/c le bit B	ompare ma	atch interru	pt	0: Disa	able interru	pt (IMIB) b	y the IMF	B bit	R/W
b2	IMIEC		: capture/c le bit C	ompare ma	atch interru	pt	0: Disa	able interru	pt (IMIC) t	by the IMF	C bit	R/W
b3	IMIED		: capture/c le bit D	capture/compare match interrupt							D bit	R/W
b4	b4 OVIE Overflow/underflow interrupt enable bit 0: Disable interrupt (OVI) by the OVF				bit	R/W						



(23) Start timer RD0 and timer RD1 counts.

Time	Timer RD Start Register (TRDSTR)											
	Bit b7		b6	b5	b4	b3	b2	b1	b0			
Setting	Value	ue <u> </u>							1	1		
							-		Functio			
Bit	Sym	ibol			Bit Name				R/W			
b0	TSTA	RT0	TRD	0 count sta	art flag		1: Cou	int starts				R/W
b1	TSTA	ART1 TRD1 count start flag				1: Count starts					R/W	


(24) Enable the timer RD0 interrupt (level 7).

Interrupt Control Register (TRD0IC)													
	Bit	b7		b6	b5	b4	b	3	b2	b1	b(	)	
Setting	Value			_					1	1	1		
Bit	Sym	npol			Bit Name					Functi	on		R/W
b0	ILV	L0											R/W
b1	ILV	L1	Inter	rupt priorit	y level sele	ect bit		b2 b1 b0 1 1 1 1: Level 1					R/W
b2	ILV	VL2										R/W	
b3	IF	२	Inter	rupt reque	st bit				o interrupt terrupt req	-			R



#### 4.5 Timer RD0 Interrupt Handling

• Flowchart





• Register settings

(1) Initialize input capture/compare match flag A.

Time	Timer RD Status Register 0 (TRDSR0)												
	Bit	b	7	b6	b5	b4	b3	b2	b1	b0			
Setting	Value		_		_	х	х	х	х	0			
Bit	Symb	loc			Bit Name				Functio	n			R/W
b0	IMF	A	Input	capture/c	ompare ma	atch flag A		[Source for setting this bit to 0] Write 0 after read.					

(2) Store the value of the PWM output changing point to timer RD general register D0.

Timer RD	Timer RD General Register 0 (TRDGRD0)							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Setting Value	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Setting Value	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

Bit	Function	R/W
b15 to b0	Buffer register. Set the changing point of next PWM1 output Setting range: Setting value or above in TRD0 register TRDGRA0 register - TRD0 register setting value or below Set this register to the same value as the TRDGRB0 register for initialization.	R/W



# 5. Sample Program

A sample program can be downloaded from the Renesas Electronics website.

# 6. Reference Documents

R8C/38C Group User's Manual: Hardware Rev.1.00 The latest version can be downloaded from the Renesas Electronics website.

Technical Update/Technical News The latest information can be downloaded from the Renesas Electronics website.

# Website and Support

Renesas Electronics website http://www.renesas.com/

Inquiries http://www.renesas.com/contact



Revision History Timer RD (Complementary PWM Mode)
--

Rev.	Date		Description
IXEV.	Date	Page	Summary
1.00	Oct. 25, 2010		First edition issued
1.01	June 1, 2012	7 to 11	Figures 3.6 to 3.10 (1) registers TRD0 and TRDGRD0 revised as registers TRD0 and TRDGRA0.

All trademarks and registered trademarks are the property of their respective owners.

### General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
  - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
  not access these addresses; the correct operation of LSI is not guaranteed if they are
  accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

#### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or
- technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

\*Standard\*: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for which it is not intended. Renesas Electronics shall not be in any way liable for any application for which the product is not intended by Nenesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



#### SALES OFFICES

Refer to "http://www.renesas.com/" for the latest and detailed information

#### **Renesas Electronics Corporation**

http://www.renesas.com

 Renesas Electronics America Inc.

 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.

 Tel: +1-408-588-6000, Fax: +1-408-588-6130

 Renesas Electronics Canada Limited

 101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada

 Tel: +1-905-989-5441, Fax: +1-905-988-3220

 Renesas Electronics Europe Limited

 Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K

 Tel: +49-215-85100, Fax: +44-1628-585-900

 Renesas Electronics Europe GmbH

 Arcadiastrase 10, 40472 Dusseldorf, Germany

 Tel: +92-21-65030, Fax: +44-1628-585-900

 Renesas Electronics China) Co., Ltd.

 The Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China

 Tel: +96-21-55, Fax: +86-10-8235-7679

 Renesas Electronics (Shanghai) Co., Ltd.

 Unit 1204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China

 Tel: +862-7877-1818, Fax: +862-2886-7789

 Renesas Electronics Hong Kong Limited

 Unit 1201-151, 16/F., Towr 2., Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong

 Tel: +852-2886-9318, Fax: +852 2886-9022/9044

 Renesas Electronics Taiwan Co., Ltd.

 137. No. 363, Fu Shing Month Road, Taipei, Taiwan

 138., No. 353, Fu Shing Notth Road, Taipei, Taiwan

 <t