RENESAS

R8C/2D Group

Clock Synchronous Serial I/O with Chip Select (SSU)

REJ05B1153-0101 Rev.1.01 Dec. 20, 2010

1. Abstract

This document describes a program for clock synchronous serial data communication using clock synchronous serial I/O with chip select (SSU).

2. Introduction

The application example described in this document applies to the following MCU:

• MCU : R8C/2D Group

This program can be used with other R8C/Tiny Series MCUs which have the same special function registers (SFRs) as the R8C/2D Group. Careful evaluation is recommended before using this application note.

3. Application Example

SSU has three modes: clock synchronous communication mode, 4-wire bus communication mode, and bidirectional communication mode. It can use MCUs as a master device and a slave device. This document provides an explanation about each bus communication mode between two MCUs (R8C/2D Group).

In this application example, the master device starts master transmission/reception after an $\overline{INT0}$ interrupt request is accepted. The slave device waits for data in a receive state until it receives data from the master device.

The following four pins are used during communication:

- SSCK: Clock I/O pin
- SSI: Data I/O pin
- SSO: Data I/O pin
- $\overline{\text{SCS}}$: Chip-select I/O pin

When transmitting, the master device outputs a clock from the SSCK pin, data from the SSO pin, and a low signal from the \overline{SCS} pin. When receiving, it outputs a clock from the SSCK pin, a low signal from the \overline{SCS} pin, and data from the SSI pin.

Specifications of transmission/reception are as follows:

- Transfer clocks: Internal clock
- Data transfer direction: MSB first
- SSCK clock phase: Change data at odd edge

Figure 3.1 to Figure 3.3 show the connection diagram in each communication mode.








Figure 3.1 Connections in 4-Wire Bus Communication Mode








Figure 3.3 Connections in Clock Synchronous Communication Mode



3.1 Pins

Table 3.1Pin and Function

Pin	I/O	Function
P3_5/SSCK	I/O pin	Clock I/O pin
P3_7/SSO	I/O pin	Data I/O pin
P3_3/SSI	I/O pin	Data I/O pin
P3_4/SCS	I/O pin	Chip select I/O pin

3.2 Memory

Table 3.2 Memory

Memory	Si	ze	Remarks
Wentory	Master	Slave	Remains
ROM (Program only)	309 bytes	266 bytes	Only in the rej05b1153_src_master.c module
RAM	6 bytes	6 bytes	or rej05b1153_src_slave.c module
Maximum user stack	13 bytes	13 bytes	main function: 7 bytes (master) 7 bytes (slave) sfr_init function: 3 bytes (master) 6 bytes (slave) cs_communication function: 6 bytes
Maximum interrupt stack	0 b	/tes	Not used

Table 3.3 RAM and Definition (Master Transmit/Receive Mode)

Symbol	Туре	Size	Content
_data	unsigned char	3 bytes	Transmit data
_data_store	unsigned char	3 bytes	Receive data

Table 3.4 RAM and Definition (Slave Transmit/Receive Mode)

Symbol	Туре	Size	Content
_data	unsigned char	3 bytes	Transmit data
_data_store	unsigned char	3 bytes	Receive data



4. Setup


This section shows the initial setting procedures and values to set the example described in 3. Application Example. Refer to the R8C/2D Group Hardware Manual for details on individual registers.

4.1 Setting the System Clock


(1) Enable writing to registers CM0, CM1, OCD, FRA0, FRA1, and FRA2.

(
	Protect Register				
	b7	b0	PRCR	Address 000Ah	
			PRC0	Protect bit 0	
				Writing to registers CM0, CM1, OCD, FRA0, FRA1, and FRA2 is enabled.	


(2) Start the low-speed on-chip oscillator.



(3) Set the division ratio of the high-speed on-chip oscillator.



(4) Start the high-speed on-chip oscillator.





- (5)Wait until oscillation stabilizes.
- (6) Select the high-speed on-chip oscillator.

High-Speed C	Dn-Chip Oscilla	tor Contro	l Register 0	
b7	b0 1	FRA0 FRA01	Address 0023h High-speed on-chip oscillator select bit Selects high-speed on-chip oscillator	

(7) Set the system clock division select bits 1.

System Clock Control Regist	ter 1		
b7 b0	CM1 A	ddress 0007h	
	CM17, CM16	System clock division select bits 1 No division mode	

(8) Set the system clock division select bit 0.

System Clock Control Regis	ter 0	
b7 b0	CM0	Address 0006h
	CM06	System clock division select bit 0 CM16, CM17 enabled


(9) Disable writing to registers CM0, CM1, OCD, FRA0, FRA1, and FRA2.

Protect Register			
b7	b0 0	PRCR	Address 000Ah Protect bit 0
		PRC0	Writing to registers CM0, CM1, OCD, FRA0, FRA1, and FRA2 is disabled.




4.2 Setting INT0 Interrupt Request

(1) Set the external input enable register.




(2) Set the $\overline{\text{INT}}$ input filter select register.





(3) Set the INT0 interrupt control register.






4.3 Setting Master Transmit/Receive Mode

4.3.1 Initial Setting

Enable transferring and set the transfer clock and transfer format.

(1) Set the port P3_7, P3_5, P3_4, and P3_3 direction bits as input ports.



(2) Set the SSU bus operation enable bit.


(
	Module Operation Enable Re	gister		
	b7 b0	MSTCR MSTIIC	Address 0008h SSU, I ² C bus operation enable bit Enable	
\sim				

(3) Set the SSU/ I^2C bus switch bit.

Port Mode Register		
b7 b0	PMR	Address 00F8h
	IICSEL	SSU / I ² C bus switch bit
		Selects SSU function



(4) Disable reception and transmission.




(5) Select the communication mode.


(SS Mode Register 2		
	b7 b0	SSMR2 — SSUMS	Address 00BDh Clock synchronous serial I/O with chip select mode select bit • Set to 1 to use 4-wire bus communication mode
			 or bidirectional communication mode. Set to 0 to use clock synchronous communication mode.



(6) Select MSB first.




(7) Select master device.





(8) Set the bidirectional mode enable bit, SSCK pin select bit, and \overline{SCS} pin select bit.



(9) Set the RSSTP bit and transfer clock rate select bits.


(
	SS Control Register H			
	b7 b0 0 0 1 0 0 0 0 0	SSCRH Addr CKS2 - CKS0	ess 00B8h Transfer clock rate select bits	
			f1/256	
		RSSTP	Receive single stop bit Maintains receive operation after receiving 1 byte of data	

(10) Set the ORER bit in the SSSR register to 0.

SS Status Regis	ter			
b7	0	SSSR	Address 00BCh	
		ORER	Overrun error flag No overrun errors generated	




(11) Enable transmission and disable reception.






4.3.2 Master Transmission


- (1) Read the TDRE bit in the SSSR register to confirm that the TDRE bit is 1 (data is transferred from the SSTDR register to the SSTRSR register).
- (2) After confirming that the TDRE bit is 1, write transmit data to the SSTDR register. When data is written to the SSTDR register, the TDRE bit becomes 0 (data is not transferred from the SSTDR register to the SSTRSR register), and the data is transferred from the SSTDR register to the SSTRSR register. Then, the TDRE bit becomes 1 and data transmission starts.



- (3) After the second byte of the transmit data, write to the SSTDR register each time the TDRE bit becomes 1.
- (4) The TEND bit in the SSSR register becomes 1 when data transmission is completed.
- (5) Set the TEND bit in the SSSR register to 0.




(6) Disable transmission.





4.3.3 Master Reception

(1) Enable receiption.



(2) Perform a dummy read on the SSRDR register.




- (3) Determine whether the receive data is the last data. If so, jump to the procedure in 4.3.4 Master Reception (When Receiving the Last Byte).
- (4) Confirm that the ORER bit in the SSSR register is 0 (no overrun errors generated) to determine if an overrun error occurred, jump to the procedure in 4.3.5 Master Reception (Overrun Error).
- (5) Read the RDRF bit in the SSSR register and confirm that the RDRF bit is 1 (data present in the SSRDR register).
- (6) After confirming that the RDRF bit is 1, read the receive data from the SSRDR register. After reading the receive data from the SSRDR register, the RDRF bit becomes 0 (no data present in the SSRDR register).






4.3.4 Master Reception (When Receiving the Last Byte)


(1) Set the RSSTP bit in the SS control register H to 1.



- (2) Confirm that the ORER bit in the SSSR register is 0 (no overrun errors generated) to determine if an overrun error occurred. If an overrun error occurred, jump to the procedure in 4.3.5 Master Reception (Overrun Error).
- (3) Read the RDRF bit in the SSSR register and confirm that the RDRF bit is 1 (data present in the SSRDR register).
- (4) Set the RSSTP bit in the SS control register H to 0.



(5) Disable reception.



(6) Read the receive data from the SSRDR register. The RDRF bit becomes 0.

(SS Receive Data Re	gister			
	b7	b0	SSRDR	Address 00BFh	
				Read the receive data	,




(7) Next, enable the master transmission.

b7 b0 0 0 1 0 0 0 SSER Address 00BBh TE Transmit enable bit	SS Enable Register			
	b7b0	SSER	Address 00BBh	
		TE	Transmit enable bit Enables transmit	



4.3.5 Master Reception (Overrun Error)

(1) Disable reception and transmission.



(2) Set the ORER bit in the SSSR register to 0.

\bigcap					
	SS Status Regis	ster			
	b7	b0	SSSR	Address 00BCh	
			ORER	Overrun error flag No overrun errors generated	

(3) Next, enable the master transmission.

SS	En	able	e R	egi	ste	r				
b7 0	0	0	1	0	0	0	b0 0	SSER	Address 00BBh	
								TE	Transmit enable bit Enables transmit	




4.4 Setting Slave Transmit/Receive Mode

4.4.1 Initial Setting

Enable transferring and set the transfer clock and transfer format.


(1) Set the port P3_7, P3_5, P3_4, and P3_3 direction bits as input ports.



(2) Set the SSU bus operation enable bit.


()
	Module Operation Enable Re	gister		
	b7 b0	MSTCR	Address 0008h	
		MSTIIC	SSU, I ² C bus operation enable bit	
l			Enable	

(3) Set SSU/ I^2C bus switch bit.





(4) Disable reception and transmission.




(5) Select the communication mode.


SS Mode Register 2	
	Address 00BDh Clock synchronous serial I/O with chip select mode select bit • Set to 1 to use 4-wire bus communication mode
	 or bidirectional communication mode. Set to 0 to use clock synchronous communication mode.



(6) Select MSB first.




(7) Select the slave device.






(8) Set the bidirectional mode enable bit, SSCK pin select bit, and \overline{SCS} pin select bit.



(9) Set the transfer clock rate select bits.




(10) Set the ORER bit in the SSSR register to 0.





(11) Disable transmission and enable reception.



(12) Perform a dummy read on the SSRDR register.





4.4.2 Slave Reception

- (1) Confirm that the ORER bit in the SSSR register is 0 (no overrun errors generated) to determine if an overrun error occurred. If an overrun error occurred, jump to the procedure in 4.4.3 Slave Reception (Overrun Error).
- (2) Read the RDRF bit in the SSSR register and confirm that the RDRF bit is 1 (data present in the SSRDR register).
- (3) After confirming that the RDRF bit is 1, read the receive data from the SSRDR register. After reading the receive data from the SSRDR register, the RDRF bit becomes 0 (no data present in the SSRDR register).

(
	SS Receive Data Regi	ster		
	b7	<u>b0</u>	SSRDR	Address 00BFh
				Read the receive data


(4) After reading the last byte of the data to be received, disable receiption.

(
	SS Enable Register			
	b7 b0 0 0 0 0 0 0 0 0 0	SSER	Address 00BBh	
		RE	Receive enable bit	
Į.			Disables receive	




4.4.3 Slave Reception (Overrun Error)

(1) Disable reception and transmission.



(2) Set the ORER bit in the SSSR register to 0.



(3) Enable receiption.

SS Enab	le Register			
b7		b0		
0 0 0	0 1 0 0	0 SSER	Address 00BBh	
		RE	Receive enable bit	
			Enables receive	


(4) Perform a dummy read on the SSRDR register.

SS Receive	Data Register		
b7	b0		
		SSRDR	Address 00BFh
			Perform dummy read



4.4.4 Slave Transmission

(1) Enable transmission.



(2) Write the transmit data to the SSTDR register. When data is written to the SSTDR register, the TDRE bit in the SSSR register becomes 0 (data is not transferred from the SSTDR register to the SSTRSR register), and the data is transferred from the SSTDR register to the SSTRSR register. Then, the TDRE bit becomes 1 (data is transferred from the SSTDR register to the SSTRSR register), and data is transferred from the SSTDR register to the SSTRSR register), and data transmission starts.

SS Transmit I	Data Register		
b7	<u>b0</u>	SSTDR	Address 00BEh
			Write transmit data

- (3) The TEND bit in the SSSR register becomes 1 (the TDRE bit is 1 when transmitting the last bit of transmit data) when data transmission is completed. After the second byte of the transmit data, write to the SSTDR register after confirming that the TDRE bit is 1.
- (4) After transmitting a specified number of bytes, check that the TEND bit in the SSSR register is 1 to confirm completion of data transmission. Set the TEND bit in the SSSR register to 0.

SS Status Register		
b7 b0	SSSR	Address 00BCh
	– TEND	Transmit end The TDRE bit is set to 0 when transmitting the last bit of transmit data

(5) Disable transmission.





(6) Next, enable the slave receiption.

SS Enal	ble Re	eaister			
b7		b0			
0 0 0	0	1 0 0 0	SSER	Address 00BBh	
			– RE	Receive enable bit	
				Enables receive	

(7) Perform a dummy read on the SSRDR register.

\bigcap				
	SS Receive Data Register			
	b7 b0	SSRDR	Address 00BFh	
			Perform dummy read)




5. Flowcharts

5.1 Master Transmit/Receive Mode

5.1.1 Initial Setting and Main Loop

mai	in())
asm("Fo	CLR I")	Disable interrupt
prc0	← 1	Disable system control register protect
cm14	· ← 0	Start low-speed OCO
fra2 ←	- 0x00	High-speed OCO clock divide-by-2 mode
fra00	← 1] Start high-speed OCO
Rep (i <=	30)	Wait until oscillation stabilizes
fra01	← 1	Select high-speed OCO
cm16		No main clock division
cm06	← 0	Enable CM16, CM17
prc0	← 0	System control register protect
SFR Initia		SFR initial setting
asm("F3		Enable interrupt







5.1.2 SFR Initial Setting

sfr_init()	
pd3 ← pd3 & 0x47	P3_7(SSO), P3_5(SSCK), P3_4(SCS), P3_3(SSI) input mode setting
mstiic ← 1	Enable SSU operation
iicsel ← 0	Select SSU function
	Disable transmission and reception
ssums_ssmr2 ← SSUMS_INIT	Mode setting ⁽¹⁾
	MSB first setting
mss_sscrh ← 1	Select master device
ssmr2 ← SSMR2_INIT	Set to bidirectional mode enable, SSCK pin select, and \overline{SCS} pin select $^{(2)}$
sscrh ← sscrh & 0x20	Set to maintains receive operation after receiving 1 byte of data and f1/256
orer_sssr ← 0	Clear overrun error flag
	Enable transmission Disable reception and interrupt request
inten ← 0x01	Select $\overline{\text{INT0}}$ input enable and $\overline{\text{INT0}}$ input polarity one edge
intf ← 0x00	No INTO input filter
int0ic ← 0x00	Disable INT0 interrupt, clear INT0 interrupt request flag, and select INT0 input polarity falling edge
return	

Note 1. SSUMS_INIT value in each mode is deified as below.

4-wire bus communication mode: 1

Bidirectional communication mode: 1

Clock synchronous communication mode: 0

Note 2. SSMR2_INIT value in each mode is deified as below.

4-wire bus communication mode: 0x71

Bidirectional communication mode: 0xf1


Clock synchronous communication mode: 0x40



5.1.3 CS Communication Main Routine

(cs_communication()	
Repeat the specified number of times	Transmit the specified number of bytes
trdre_sssr = 1 No	SSTDR register blank check
Yes	
sstdr ← data[trans_cnt]	Set transmit data
asm("nop")	
asm("nop")	
asm("nop")	
tend_sssr = 1	Transmit completion check
Yes	
tend_sssr ← 0	Clear transmit end bit
te_sser ← 0	Disable transmission
	Enable reception
dummy_read ← ssrdr	SSRDR register dummy read








5.2 Slave Transmit/Receive Mode

5.2.1 Initial Setting and Main Loop


mai	n())
asm("FC	CLR I")	Disable interrupt
prc0 -	← 1	Disable system control register protect
cm14	← 0] Start low-speed OCO
fra2 ←	0x00	High-speed OCO clock divide-by-2 mode
fra00	← 1	Start high-speed OCO
Rep (i <=	30)	Wait until oscillation stabilizes
fra01	← 1	Select high-speed OCO
cm16		No main clock division
cm06	← 0	Enable CM16, CM17
prc0 -	← 0	System control register protect
SFR Initia		SFR initial setting
asm("FS	SET I")	Enable interrupt
	7	







5.2.2 SFR Initial Setting



Note 1. SSUMS_INIT value in each mode is deified as below.

4-wire bus communication mode: 1

Bidirectional communication mode: 1

Clock synchronous communication mode: 0

Note 2. SSMR2_INIT value in each mode is deified as below.


4-wire bus communication mode: 0x51

Bidirectional communication mode: 0xd1

Clock synchronous communication mode: 0x40



5.2.3 CS Communication Main Routine





6. Sample Program

A sample program can be downloaded from the Renesas Electronics website. To download, click "Application Notes" in the left-hand side menu of the R8C Family page.

7. Reference Documents

R8C/2D Group User's Manual: Hardware The latest version can be downloaded from the Renesas Electronics website.

Technical Update/Technical News The latest information can be downloaded from the Renesas Electronics website.

Website and Support

Renesas Electronics website http://www.renesas.com/

Inquiries http://www.renesas.com/inquiry



Dovision History	R8C/2D Group
Revision History	Clock Synchronous Serial I/O with Chip Select (SSU)

Rev. Date			Description		
Nev.	Rev. Dale		Summary		
1.00	Apr. 29, 2008		First edition issued		
1.01 Dec. 20, 2010	3	Table 3.2 changed			
	30	5.1.3 Procedure of CS Communication Main Routine changed (TN-R8C/A016A/E supported)			
	35	5.2.3 Procedure of CS Communication Main Routine changed (TN-R8C/A016A/E supported)			

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renease Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renease Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product for which the soften where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product of soften an application categorized as "Specific" for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product of uses of any expression product of the prior written consent of Renesas Electronics.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools
- personal electronic equipment; and industrial robots.
 "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically
 designed for life support.
- "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renease Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renease Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renease Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1528-585-100, Fax: +44-1528-585-900 Renease Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1528-585-900 Renease Electronics Corpog GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1528-585-900 Renease Electronics Corpog GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1528-585-900 Renease Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-12-8677-7818, Fax: +86-21-6887-7859 Renease Electronics (Shanghai) Co., Ltd. 10nt 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-12-8677-7818, Fax: +86-21-6887-7859 Renease Electronics Hong Kong Limited Unit 1801-1613, 16/F., Towrer 2, Grand Century Place, 139 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +88-24817-9800, Fax: +886 2-9175-9970 Renease Electronics Singapore Pte. Ltd. 7th No. 363 Fu Shing North Road Taipei, Taiwan Tel: +88-24915-9900, Fax: +886 2-9175-9970 Renease Electronics Mangapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +68-2415-9200, Fax: +868 2-9175-9970 Renease Electronics Mangapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +68-2415-9400, Fax: +868-29175-9510 Renease Electronics Mangapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +68-24-3755-9300, Fax: +868-29755-9310 Renease Electronics Koneg Co., Ltd. 11F, Samik Lavied O'r Bilde, Tovo-Y veoksam-Dong, Kangnam-Ku, Seoul 135-080