Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SH7080 Group

Input Capture Function Using MTU2 in Cascade Connection (32-bit Counter)

Introduction

This application note describes the input capture operation of the multi-function timer pulse unit 2 (MTU2) with its channels in cascade connection (32-bit counter). The input capture operation is driven by an external signal. Please use this application note as a guide in designing user programs.

Although the programs given in this application note have been verified for correct operation, we strongly recommend that the user confirm correct operation before applying the programs in the actual application.

Target Device

SH7085

Contents

1.	Specifications	2
2.	Conditions for Application	2
3.	MCU Functions Used	3
4.	Operation	5
5.	Description of Software	6
6.	Flowcharts	. 14



1. Specifications

In this sample application, the channels 1 and 2 (CH1 and CH2) of the MTU2 are cascaded to operate as a 32-bit counter, and counter values are captured with the timing provided by an external input signal. Figure 1 shows the basic specifications of this sample task.

- Channels 1 and 2 of the MTU2 are connected in cascade. In the cascade connection, the timer counter TCNT_1 in channel 1 and TCNT_2 in channel 2 count the upper and lower 16 bits, respectively. This results in 32-bit counter operation.
- TGRA_2 and TGRA_1 registers store the captured values of the timer counters TCNT_2 and TCNT_1 respectively. The counter values are captured on the rising edge of the externally input pulse.
- The TIOC2A pin of channel 2 in the MTU2 functions as the external pulse input pin.




Figure 1 Overview

2. Conditions for Application

Operating frequency: Internal clock: 80 MHz

Bus clock: 40 MHz
Peripheral clock: 40 MHz
MTU2 clock: 40 MHz
MTU2S clock: 80 MHz

C compiler: Version 7.1.04 from Renesas Technology Corp.



3. MCU Functions Used

In this sample task, input capture operation is performed using the cascaded channel 1 and channel 2 of the MTU2. Figure 2 outlines the operation.

The timer counters TCNT_1 and TCNT_2 are cascaded to operate as a 32-bit counter. Timer counter TCNT_2 is driven by the internal MTU2 clock (MP ϕ) and operates as a lower 16-bit counter. Timer counter TCNT_1 operates as an upper 16-bit counter, and is incremented on overflow/underflow of TCNT_2.

On channel 2, input capture occurs on the rising edge of the external pulse that is input from the TIOC2A pin. At the same time, an input capture interrupt (TGIA_2 interrupt) is generated to the CPU. Input capture on channel 1 is driven by the input capture of channel 2, which is specified by the setting of the timer input capture control register (TICCR). The input captures on channel 1 and channel 2 occur simultaneously.




Figure 2 Operational Block Diagram of MTU2 (Channel 1 and Channel 2)



- Timer counter_1 (TCNT_1) is a 16-bit readable/writable counter. TCNT_1 is incremented on every overflow/underflow of TCNT_2.
- Timer general register A_1 (TGRA_1) is a 16-bit readable/writable register. TGRA_1 operates as an input capture register.
- Timer I/O control register_1 (TIOR_1) is an 8-bit readable/writable register that specifies the functions of TGRA_1 and TGRB_1. TGRA_1 is set to operate as the input capture register.
- Timer interrupt enable register_1 (TIER_1) is an 8-bit readable/writable register. TIER_1 enables/disables interrupt requests caused by registers TGRA_1 and TGRB_1, overflow flag TCFV, and underflow flag TCFU. It also enables/disables the A/D converter activation request by TGRA_1.
- Timer mode register 1 (TMDR 1) is an 8-bit readable/writable register that specifies the operating mode.
- Timer control register_1 (TCR_1) is an 8-bit readable/writable register that controls the operation of TCNT_1.
- Timer input capture control register (TICCR) is an 8-bit readable/writable register that specifies the input capture conditions when TCNT_1 and TCNT_2 are connected in cascade.
- Timer counter_2 (TCNT_2) is a 16-bit readable/writable counter. Counting by TCNT_2 is driven by the MTU2 clock (MP\$\phi\$).
- Timer general register A 2 (TGRA 2) is a 16-bit readable/writable. TGRA 2 operates as an input capture register.
- Timer I/O control register _2 (TIOR_2) is an 8-bit readable/writable register that specifies the functions of TGRA_2 and TGRB_2. TGRA_2 is set to operate as the input capture register.
- Timer interrupt enable register_2 (TIER_2) is an 8-bit readable/writable register. TIER_2 enables/disables interrupt requests caused by registers TGRA_2, overflow flag TCFV, and underflow flag TCFU. It also enables/disables the A/D converter start request by TGRA_2.
- Timer mode register_2 (TMDR_2) is an 8-bit readable/writable register that specifies the operating mode.
- Timer control register 2 (TCR 2) is an 8-bit readable/writable register that controls the operation of TCNT 2.
- The timer start register (TSTR) is an 8-bit readable/writable register that starts/stops the timer counters of channels 0 to 4.



4. Operation

Figure 3 shows the operation of the sample application, and table 1 describes the software and hardware processing.




Figure 3 Operation

Table 1 Software and Hardware Processing

	Software Processing	Hardware Processing
Processing 1	_	TGRA_2 input capture occurs at the rising edge on the TIOC2A pin.
		TGRA_1 input capture occurs at the rising edge on the TIOC2A pin.
		Stores the captured TCNT_2/TCNT_1 values into the TGRA_2/TGRA_1 registers.
Processing 2	Clears the interrupt flag to 0.	Generates a TGRA_2 input capture interrupt.
	Stores the captured values to a variable.	
Processing 3		TCNT_2 overflows.
		Increments TCNT_1.



5. Description of Software

5.1 Modules

Table 2 describes the modules used in the sample task.

Table 2 Description of Modules

Module Name	Label Name	Functions
Main routine	main()	Makes initial settings for the MTU2 and starts the timer counters.
TGRA_2 input capture interrupt routine	Int_mtu2_tgia2()	Clears the interrupt flag and stores the captured values to a variable.

5.2 Variable

Table 3 shows the variable used for the sample task.

Table 3 Description of Variable

Label Name of		
Variable	Function	Used in
unsigned long	The captured values of TCNT_1 (lower 16 bits) and	TGRA_2 input capture
Cap_data32	TCNT_2 (upper 16 bits) are stored.	interrupt routine

5.3 Register Settings

The register settings used in the sample application are described below. Note that the setting values are specifically used in the sample task, and that they are different from the initial values.

5.3.1 Settings for the Clock Pulse Generator (CPG)

- Frequency Control Register (FRQCR)
 - Setting value: H'0241
 - Function: Specifies the frequency division ratios.

Bit	Bit Name	Value	Description
15	_	0	Reserved
14 to 12	IFC[2] to	000	Frequency division ratio for internal clock (Iφ)
	IFC[0]		000: ×1 (80 MHz when the input clock frequency is 10 MHz)
11 to 9	BFC[2] to	001	Frequency division ratio for bus clock (Βφ)
	BFC[0]		001: ×1/2 (40 MHz when the input clock frequency is 10 MHz)
8 to 6	PFC[2] to	001	Frequency division ratio for peripheral clock (Pφ)
	PFC[0]		001: ×1/2 (40 MHz when the input clock frequency is 10 MHz)
5 to 3	MIFC[2] to	000	Frequency division ratio for MTU2S clock (MIφ)
	MIFC[0]		000: ×1 (80 MHz when the input clock frequency is 10 MHz)
2 to 0	MPFC[2] to	001	Frequency division ratio for MTU2 clock (MPφ)
	MPFC[0]		001: ×1/2 (40 MHz when the input clock frequency is 10 MHz)



5.3.2 Settings for Power-Down Modes

• Standby Control Register 4 (STBCR4)

- Setting value: H'bf

— Function: Controls the operation of the modules in power-down modes.

Bit	Bit Name	Value	Description
7	MSTP23	1	1: Stops supply of the clock signal to the MTU2S.
6	MSTP22	0	0: The MTU2 runs.
5	MSTP21	1	1: Stops supply of the clock signal to the CMT.
4, 3		11	Reserved
2	MSTP18	1	1: Stops supply of the clock signal to the A/D_2.
1	MSTP17	1	1: Stops supply of the clock signal to the A/D_1.
0	MSTP16	1	1: Stops supply of the clock signal to the A/D_0.

5.3.3 Settings for Channel 1 of Multi-Function Timer Pulse Unit 2 (MTU2)

• Timer Control Register_1 (TCR_1)

— Setting value: H'07

— Function: Controls TCNT of channel 1.

Bit	Bit Name	Value	Description
7 to 5	CCLR[2] to CCLR[0]	000	000: Clearing of TCNT is disabled.
4, 3	CKEG[1], CKEG[0]	00	00: TCNT is incremented on the rising edge.
2 to 0	TPSC[2] to TPSC[0]	111	111: Counting is driven by overflow/underflow of TCNT_2.

• Timer Mode Register_1 (TMDR_1)

— Setting value: H'00

— Function: Specifies the operating mode of channel 1.

Bit	Bit Name	Value	Description
7	<u> </u>	0	Reserved
6	_	0	Reserved in channels 1 to 4
5	<u> </u>	0	Reserved in channels 1 and 2
4	BFA	0	0: TGRA and TGRC operate normally.
3 to 0	MD[3] to	0000	These bits select the operating mode of the timer.
	MD[0]		0000: Normal mode

• Timer Counter_1 (TCNT_1)

— Setting value: H'0000

— Function: 16-bit counter



• Timer I/O Control Register _1 (TIOR_1)

Setting value: H'08Function: Controls TGRs.

Bit	Bit Name	Value	Description
7 to 4	IOB[3] to	0000	0000: TGRB_1 operates as an output compare register.
	IOB[0]		TheTIOC1B pin retains its output level.
3 to 0	IOA[3] to	1000	1000: TGRA_1 operates as an input capture register.
	IOA[0]		Input capture occurs on the rising edge of the TIOC1A pin.

• Timer Interrupt Enable Register_1 (TIER_1)

— Setting value: H'00

— Function: Enables/disables interrupt requests from channel 1.

Bit	Bit Name	Value	Description
7	TTGE	0	0: Disables generation of A/D converter start requests.
6	_	0	Reserved
5	TCIEU	0	0: Disables interrupt requests (TCIU) by the TCFU flag.
4	TCIEV	0	0: Disables interrupt requests (TCIV) by the TCFV flag.
3		0	Reserved
2	_	0	Reserved
1	TGIEB	0	0: Disables interrupt requests (TGIB) by the TGFB flag.
0	TGIEA	0	0: Disables interrupt requests (TGIA) by the TGFA flag.

• Timer Input Capture Control Register (TICCR)

— Setting value: H'04

— Function: Specifies input capture conditions in the case where TCNT_1 and TCNT_2 are cascaded.

Bit	Bit Name	Value	Description
7 to 4		0	Reserved
3	I2BE	0	0: TIOC2B pin is not included as a TGRB_1 input capture condition.
2	I2AE	1	1: TIOC2A pin is included as a TGRA_1 input capture condition.
1	I1BE	0	0: TIOC1B pin is not included as aTGRB_2 input capture condition.
0	I1AE	0	0: TIOC1A pin is not included as a TGRA 2 input capture condition.



5.3.4 Settings for Channel 2 of Multi-Function Timer Pulse Unit 2 (MTU2)

• Timer Control Register_2 (TCR_2)

— Setting value: H'03

— Function: Controls TCNT of channel 2.

Bit	Bit Name	Value	Description
7 to 5	CCLR[2] to CCLR[0]	000	000: Clearing of TCNT is disabled.
4 and 3	CKEG[1], CKEG[0]	00	00: TCNT is incremented on the rising edge of the clock.
2 to 0	TPSC[2] to TPSC[0]	011	011: Counting is driven by internal clock MPφ/64.

• Timer Mode Register_2 (TMDR_2)

— Setting value: H'00

— Function: Sets the operating mode of channel 2.

Bit	Bit Name	Value	Description
7	<u> </u>	0	Reserved
6		0	Reserved in channels 1 to 4
5		0	Reserved in channels 1 and 2
4	BFA	0	0: TGRA and TGRC operate normally.
3 to 0	MD[3] to MD[0]	0000	These bits select the operating mode of the timer.
			0000: Normal mode

• Timer Counter_2 (TCNT_2)

— Setting value: H'0000

— Function: 16-bit counter

• Timer I/O Control Register _2 (TIOR_2)

— Setting value: H'08

— Function: Controls TGRs.

Bit	Bit Name	Value	Description
7 to 4	IOB[3] to	0000	0000: TGRB_2 operates as an output compare register.
	IOB[0]		TheTIOC2B pin retains its output level.
3 to 0	IOA[3] to	1000	1000: TGRA_2 operates as an input capture register.
	IOA[0]		Input capture occurs on the rising edge of the TIOC2A pin.



- Timer Interrupt Enable Register_2 (TIER_2)
 - Setting value: H'01
 - Function: Enables/disables interrupt requests from channel 2.

Bit	Bit Name	Value	Description
7	TTGE	0	0: Disables generation of A/D converter activation requests.
6		0	Reserved
5	TCIEU	0	0: Disables interrupt requests (TCIU) by the TCFU flag.
4	TCIEV	0	0: Disables interrupt requests (TCIV) by the TCFV flag.
3		0	Reserved
2		0	Reserved
1	TGIEB	0	0: Disables interrupt requests (TGIB) by the TGFB flag.
0	TGIEA	1	1: Enables interrupt requests (TGIA) by the TGFA flag.

5.3.5 Settings Common to All Channels of Multi-Function Timer Pulse Unit 2 (MTU2)

- Timer Start Register (TSTR)
 - Setting value: H'06
 - Function: Starts/stops TCNTs of channels 0 to 4.

Bit Name	Value	Description
CTS4	0	0: Stops counting by TCNT_4.
CTS3	0	0: Stops counting by TCNT_3.
	000	Reserved
CTS2	1	1: Starts counting by TCNT_2.
CTS1	1	1: Starts counting by TCNT_1.
CTS0	0	0: Stops counting by TCNT_0.
	CTS4 CTS3 — CTS2 CTS1	CTS4 0 CTS3 0 0000 CTS2 1 CTS1 1



5.3.6 Settings for Pin Function Controller (PFC)

• Port E Control Register L4 (PECRL4)

— Setting value: H'0000

— Function: Selects functions of the multiplexed pins (PE15 to PE12) of port E.

Bit	Bit Name	Value	Description
15		0	Reserved
14 to 12	PE15MD[2] to	000	PE15 mode
	PE15MD[0]		000: PE15 I/O (port)
11		0	Reserved
10 to 8	PE14MD[2] to	000	PE14 mode
	PE14MD[0]		000: PE14 I/O (port)
7, 6	_	00	Reserved
5, 4	PE13MD[1]	00	PE13 mode
	and		00: PE13 I/O (port)
	PE13MD[0]		
3		0	Reserved
2 to 0	PE12MD[2] to	12MD[2] to 000	PE12 mode
	PE12MD[0]		000: PE12 I/O (port)

- Port E Control Register L3 (PECRL3)
 - Setting value: H'0000
 - Function: Selects functions of the multiplexed pins (PE11 to PE8) of port E.

Bit	Bit Name	Value	Description
15		0	Reserved
14 to 12	PE11MD[2] to	000	PE11 mode
	PE11MD[0]		000: PE11 I/O (port)
11	_	0	Reserved
10 to 8	PE10MD[2] to	000	PE10 mode
	PE10MD[0]		000: PE10 I/O (port)
7	_	0	Reserved
6 to 4	PE9MD[2] to	000	PE9 mode
	PE9MD[0]		000: PE9 I/O (port)
3		0	Reserved
2 to 0	PE8MD[2] to	000	PE8 mode
	PE8MD[0]		000: PE8 I/O (port)



- Port E Control Register L2 (PECRL2)
 - Setting value: H'0100
 - Function: Selects functions of the multiplexed pins (PE7 to PE4) of port E.

Bit	Bit Name	Value	Description
15		0	Reserved
14 to 12	PE7MD[2] to	000	PE7 mode
	PE7MD[0]		000: PE7 I/O (port)
11		0	Reserved
10 to 8	PE6MD[2] to	001	PE6 mode
	PE6MD[0]		001: TIOC2A I/O (MTU)
7		0	Reserved
6 to 4	PE5MD[2] to	000	PE5 mode
	PE5MD[0]		000: PE5 I/O (port)
3		0	Reserved
2 to 0	PE4MD[2] to	000	PE4 mode
	PE4MD[0]		000: PE4 I/O (port)

- Port E Control Register L1 (PECRL1)
 - Setting value: H'0000
 - Function: Selects functions of the multiplexed pins (PE3 to PE0) of port E.

Bit	Bit Name	Value	Description
15		0	Reserved
14 to 12	PE3MD[2] to	000	PE3 mode
	PE3MD[0]		000: PE3 I/O (port)
11	_	0	Reserved
10 to 8	PE2MD[2] to	000	PE2 mode
	PE2MD[0]		000: PE2 I/O (port)
7	_	0	Reserved
6 to 4	PE1MD[2] to	000	PE1 mode
	PE1MD[0]		000: PE1 I/O (port)
3, 2	_	00	Reserved
1, 0	PE0MD[1] and	00	PE0 mode
	PE0MD[0]		00: PE0 I/O (port)



- Port E I/O Register L (PEIORL)
 - Setting value: H'0000
 - Function: Selects the signal directions on the port E pins (PE15 to PE0).

1: output, 0: input

Bit	Bit Name	Value	Description
15	PE15IOR	0	The PE15 pin is set as input.
14	PE14IOR	0	The PE14 pin is set as input.
13	PE13IOR	0	The PE13 pin is set as input.
12	PE12IOR	0	The PE12 pin is set as input.
11	PE11IOR	0	The PE11 pin is set as input.
10	PE10IOR	0	The PE10 pin is set as input.
9	PE9IOR	0	The PE9 pin is set as input.
8	PE8IOR	0	The PE8 pin is set as input.
7	PE7IOR	0	The PE7 pin is set as input.
6	PE6IOR	0	The PE6/TIOC2A pin is set as input.
5	PE5IOR	0	The PE5 pin is set as input.
4	PE4IOR	0	The PE4 pin is set as input.
3	PE3IOR	0	The PE3 pin is set as input.
2	PE2IOR	0	The PE2 pin is set as input.
1	PE1IOR	0	The PE1 pin is set as input.
0	PE0IOR	0	The PE0 pin is set as input.

5.3.7 Settings for Interrupt Controller (INTC)

- Interrupt Priority Register E (IPRE)
 - Setting value: H'f000
 - Function: Sets priority levels of the corresponding interrupt requests.

Bit	Bit Name	Value	Description
15 to 12	IPR[15] to IPR[12]	1111	Priority level 15 is set for the TGIA_2 (TGIB_2) interrupt on channel 2 of the MTU2.
11 to 8	IPR[11] to IPR[8]	0000	Priority level 0 is set for the corresponding interrupts.
7 to 4	IPR[7] to IPR[4]	0000	Priority level 0 is set for the corresponding interrupts.
3 to 0	IPR[3] to IPR[0]	0000	Priority level 0 is set for the corresponding interrupts.




6. Flowcharts

6.1 Main Routine

main()	_	Set operating frequencies.
Set frequency control register (FRQCR)		Internal clock ($ \phi\rangle$ = 80 MHz, bus clock ($B\phi$) = 40 MHz, peripheral clock ($P\phi$) = 40 MHz, MTU2S clock ($MI\phi$) = 80 MHz, MTU2 clock ($MP\phi$) = 40 MHz.
Set standby control register 4 (STBCR4)		Cancel the standby state of the MTU2.
Set timer control register_1 (TCR_1)		Disable clearing of counter TCNT. Select counting on the rising edge.
Set timer mode register_1 (TMDR_1)		Specify that TCNT is incremented on overflow/underflow of TCNT_2. Select non-buffered operation and normal operation mode.
Set timer counter_1 (TCNT_1)		Clear TCNT to 0.
Set timer I/O control register_1 (TIOR_1)		Set so that TGRA_1 operates as an input capture register.
Set timer interrupt enable register_1 (TIER_1)		Enable no interrupt requests.
Set timer input capture control register (TICCR)		Include the TIOC2A pin as a TGRA_1 input capture condition.
Set timer control register_2 (TCR_2)		Disable clearing of counter TCNT, and select counting on the rising edge and MP ϕ /64 as the counter clock.
Set timer mode register_2 (TMDR_2)		Select no buffer operation and normal operation mode.
Set timer counter_2 (TCNT_2)		Clear TCNT to 0.
Set timer I/O control register_2 (TIOR_2)		Set so that TGRA_2 operates as an input capture register.
Set timer interrupt enable register_2 (TIER_2)		Enable interrupt requests (TGIA_2) by the TGFA_2 flag.
Set port E control registers L4 to L1 (PECRL4 to PECRL1)		Select port E pin functions and signal directions (input or output): The PE6 pin is set to function as the TIOC2A input pin of the
Set port E I/O register L (PEIORL)		MTU2 timer. The other pins (PE0 to PE15 except for PE6) are set to function as I/O ports.
Set interrupt priority register E (IPRE)		Set the priority level of TGIA_2 interrupt on channel 2 of the MTU2 to 15.
Set timer start register (TSTR)		Start counting on channels 1 and 2 of the MTU2.
	1	Set the interrupt mask level to 0.



6.2 TGRA_2 Input Capture Interrupt Routine





Revision Record

_				
- 11	esc	٦rı	nti	Λn
$\boldsymbol{\mathcal{L}}$	てつい	<i>-</i> 11	иu	vii

Rev.	Date			
		Page	Summary	
1.00	Sep.05.05	_	First edition issued	



Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
 Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
 - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
 - Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.