

Application Note

Tamper Detector

AN-CM-313

Abstract

This application note describes a tamper detector design using the SLG46811 IC as an emulated SPI master to drive the AT45DB161E Flash memory

Tamper Detector

Contents

Abstract	1
Contents	2
Terms and Definitions	3
1 References	3
2 Introduction	4
3 Principle	4
4 Internal Blocks Configuration	6
4.1 MS ACMP Configuration	6
4.2 Oscillator Configuration.....	7
4.3 EPG Configuration and Data	7
4.4 LUTs Configurations	9
4.5 DFFs Configurations	10
4.6 Filter / Edge Detector Configuration.....	11
4.7 CNT/DLY0 Configuration	11
4.8 P DLY Configuration	11
4.9 IO Pins Configurations	12
4.10 I ² C Macrocell Configuration	12
5 Design Verification Using Hardware Prototype	12
7 Conclusions	13
8 Further Considerations	13
Revision History	14

Tamper Detector

Terms and Definitions

DFF	D flip flop
DI w/o ST	Digital input without Schmidt trigger
EPG	Extended pattern generator
IC	Integrated Circuit
I2C	Inter-integrated circuit (bus)
MS ACMP	Multichannel Sampling Analog Comparator
OE	Output Enable
SHR	Shift register
SPI	Serial peripheral interface

1 References

- [1] [SLG46811](#), Datasheet
- [2] <https://en.wikipedia.org/wiki/DataFlash>
- [3] Design file: <https://www.renesas.com/us/en/document/scd/cm-313-gp-file>

Authors: Taras Repetylo, Bohdan Kholod

Tamper Detector

2 Introduction

Tamper detection is a function widely used within critical infrastructure systems such as power meters, water meters, security and fire panels, and any other products where a trigger input needs to be detected and the event recorded in non-volatile memory (Flash memory). The SLG46811 GreenPAK mixed-signal IC is ideally suited for this tamper-detection role when paired with the AT45DB161E Flash memory for recording the event.

3 Principle

Figure 1 shows the basic design of the tamper detector. The devices with low pin-count serial Data Flash® interface [2] are the easiest to set up for a tamper detector as we can use the page erase and page write as one instruction while bypassing the Write Enable signal of the Flash before said command => one command Byte, 3 address Bytes and data Bytes (Figure 2 and Table 1). 0x82 is the command to program Main Memory Page through Buffer 1 with Built-In Erase.

CS, MOSI, and CLK pins are configured as Push Pull. Trigger sources that force SLG46811 to write data to flash memory are:

- external signal from GPIO;
- ACMP with low Vdd level detection. When $V_{dd} < 3V$, Trigger #1 occurs.

SLG46811 can operate with flash memory if enable EN input is HIGH.




Figure 1: Tamper Detector Basic Structure

Tamper Detector




Figure 2: Timing Diagram of Tamper Detector

Table 1: MOSI (SLG46811 as a master, Flash memory as a slave)

EPG OUTX	CMD	Addr	Addr	Addr	Data
EPG OUT0	0x82	F1	00	00	5A
EPG OUT1	0x82	F1	40	00	A5

The SLG46811 design (Figure 3) sets up the Extended Pattern Generator as a SPI master to generate the command sequence and the specific data for the trigger. While the signal at PIN10 (Trigger #2) goes HIGH and the signal at PIN2 (EN) is HIGH, a LOW-level signal is generated at PIN5 (CS). While CS is LOW the CLK signal is generated at PIN11 (CLK) to clock the command sequence out at PIN12 (MOSI).

DFF9 and DFF5 are used to generate a pulse passing through 4-bit LUT0 and 2-bit LUT2 to trigger one-shot (CNT0). A LOW level of the one-shot generates the CS signal (PIN5). Similarly, the Under-Voltage sequence is generated at MOSI when Vdd drops below the MS ACMP voltage reference.

When Vdd drops below the comparator voltage reference, DFF12 and DFF8 generate a pulse to the 4-bit LUT0, just as with Trigger #2.

DFF3 serves as a frequency divide by 2. DFF2 serves as CLK at PIN11 delayed by 1 clock pulse after CS signal. After data transition the PDLY and 2-bit LUT0 are used to set DFF2 (to 0), and 2-bit LUT1 used to reset DFF3 (to initial value) and EPG (to initial value).

3-bit LUT4, 3-bit LUT9 and 3-bit LUT12 are used for muxing EPG outputs according to trigger conditions.

EPG is used to store pre-programmed data. EPG OUT0 generates data while Vdd voltage goes below threshold, and OUT1 generates data relative to the input pulse (at PIN10).

EPG can retain up to 92 bits of pre-programmed data for each output. To change the transaction data size it is necessary to set the CNT0 data (but CNT0 data cannot be more than 92).

Tamper Detector




Figure 3: Internal Design of tamper detector based on SLG46811 in GreenPAK Designer Software

4 Internal Blocks Configuration

4.1 MS ACMP Configuration

MS ACMP	
ACMP mode:	Regular ACMP
Number of channels:	1
Enable mode:	High Level Activatic
Output result appearance:	One by one
Sampling clock:	OSCO
VDD input:	Enable
Temp Sensor input:	Disable
Force bandgap on:	Enable
Channel 0	
Ch0 output nReset:	Disable
Hysteresis:	Disable
IN+ gain:	x0.5
IN+ source:	VDD
IN- source:	1504 mV

Figure 4: MS ACMP Configuration

Tamper Detector

4.2 Oscillator Configuration

OSC1	
Control pin mode:	Power down
Power down input:	Disable
OSC power mode:	Auto Power On
Clock selector:	OSC
'OSC1' frequency:	25 MHz
'CLK' predivider by:	24
'OUT' second divider by:	2
Start with delay:	Enable

Figure 5: Oscillator1 Configuration

4.3 EPG Configuration and Data

Properties EPG	
CNT overflow/keep:	Stop at boundary
Initial data:	0
Data:	Edit waveforms
Output 0:	EPG OUT0
Output 1:	EPG OUT1
Output 2:	EPG OUT2
Output 3:	EPG OUT3
Output 4:	EPG OUT4
Output 5:	EPG OUT5
Output 6:	EPG OUT6
Output 7:	EPG OUT7

Figure 6: EPG Configuration

Tamper Detector




Figure 7: EPG Waveform

Tamper Detector

4.4 LUTs Configurations

2-bit LUT2/PGEN

Type: LUT

IN3	IN2	IN1	IN0	OUT
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

Standard gates: All to 0 All to 1 Invert

AND Regular shape

4-bit LUT0/DFF/LATCH16

Type: LUT

IN3	IN2	IN1	IN0	OUT
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0

Standard gates: All to 0 All to 1 Invert

Defined by user Regular shape

3-bit LUT8 (MF0)

IN3	IN2	IN1	IN0	OUT
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

Standard gates: All to 0 All to 1 Invert

NOR Regular shape

3-bit LUT4/DFF/LATCH6/Shift Regis...

Type: LUT

IN3	IN2	IN1	IN0	OUT
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

Standard gates: All to 0 All to 1 Invert

Defined by user Regular shape

3-bit LUT9 (MF1)

Multi-function mode: LUT

IN3	IN2	IN1	IN0	OUT
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

Standard gates: All to 0 All to 1 Invert

Defined by user Regular shape

3-bit LUT12 (MF4)

Multi-function mode: LUT

IN3	IN2	IN1	IN0	OUT
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

Standard gates: All to 0 All to 1 Invert

Defined by user Regular shape

Figure 8: LUTs Configurations

Tamper Detector

4.5 DFFs Configurations

3-bit LUT7/DFF/LATCH9/Shift Regis...

DFF/LATCH12 (MF2)

Multi-function mode:

Mode:

nSET/nRESET option:

Initial polarity:

Q output polarity:

Information

Normal operation

D	CLK	Q(t)	nQ(t)
0	↑	0	1
0	↓	t - 1	t - 1
1	↑	1	0
1	↓	t - 1	t - 1

t - 1 - previous state;
nRESET = 0 => Q = 0; nQ = 1;
nRESET = 1 => normal operation;
nSET = 0 => Q = 1; nQ = 0;
nSET = 1 => normal operation;

3-bit LUT7/DFF/LATCH9/Shift Regis...

Type:

Mode:

nSET/nRESET option:

Initial polarity:

Q output polarity:

Active level for RST/SET:

Information

Normal operation

D	CLK	Q(t)	nQ(t)
0	↑	0	1
0	↓	t - 1	t - 1
1	↑	1	0
1	↓	t - 1	t - 1

t - 1 - previous state;
nRESET = 0 => Q = 0; nQ = 1;
nRESET = 1 => normal operation;
nSET = 0 => Q = 1; nQ = 0;
nSET = 1 => normal operation;

3-bit LUT6/DFF/LATCH8/Shift Regis...

Type:

Mode:

nSET/nRESET option:

Initial polarity:

Q output polarity:

Active level for RST/SET:

Information

Normal operation

D	CLK	Q(t)	nQ(t)
0	↑	0	1
0	↓	t - 1	t - 1
1	↑	1	0
1	↓	t - 1	t - 1

t - 1 - previous state;
nRESET = 0 => Q = 0; nQ = 1;
nRESET = 1 => normal operation;
nSET = 0 => Q = 1; nQ = 0;
nSET = 1 => normal operation;

3-bit LUT3/DFF/LATCH5

Type:

Mode:

Second Q select:

nSET/nRESET option:

Initial polarity:

Q output polarity:

Active level for RST/SET:

Information

Normal operation

D	CLK	Q(t)	nQ(t)
0	↑	0	1
0	↓	t - 1	t - 1
1	↑	1	0
1	↓	t - 1	t - 1

t - 1 - previous state;
nRESET = 0 => Q = 0; nQ = 1;
nRESET = 1 => normal operation;
nSET = 0 => Q = 1; nQ = 0;
nSET = 1 => normal operation;

3-bit LUT0/DFF/LATCH2

Type:

Mode:

Second Q select:

nSET/nRESET option:

Initial polarity:

Q output polarity:

Active level for RST/SET:

Information

Normal operation

D	CLK	Q(t)	nQ(t)
0	↑	0	1
0	↓	t - 1	t - 1
1	↑	1	0
1	↓	t - 1	t - 1

t - 1 - previous state;
nRESET = 0 => Q = 0; nQ = 1;
nRESET = 1 => normal operation;
nSET = 0 => Q = 1; nQ = 0;
nSET = 1 => normal operation;

3-bit LUT1/DFF/LATCH3

Type:

Mode:

Second Q select:

nSET/nRESET option:

Initial polarity:

Q output polarity:

Active level for RST/SET:

Information

Normal operation

D	CLK	Q(t)	nQ(t)
0	↑	0	1
0	↓	t - 1	t - 1
1	↑	1	0
1	↓	t - 1	t - 1

t - 1 - previous state;
nRESET = 0 => Q = 0; nQ = 1;
nRESET = 1 => normal operation;
nSET = 0 => Q = 1; nQ = 0;
nSET = 1 => normal operation;

Figure 9: DFFs Configurations

Tamper Detector

4.6 Filter / Edge Detector Configuration

FILTER/EDGE DET

Type: FILTER

Output polarity: Inverted (nOUT)

Information

Delay and Filtered Pulse Width (Typical)

VDD (V)	Delay (ns)	Pulse Width (ns)
-	-	-
-	-	-
-	-	-

Figure 10: Filter / Edge Detector Configuration

4.7 CNT/DLY0 Configuration

8-bit CNT0/DLY0/FSM0 (MF0)

Mode: One shot

Counter data: 40
(Range: 1 - 255)

Pulse width (typical): 157.44 us [Formula](#)

Edge select: Rising

DLY IN init. value: Initial 0

Output polarity: Inverted (nOUT)

Up signal sync.: Bypass

Mode signal sync.: Bypass

FSM SET/RST Selection: Reset to 0

Connections

Clock: OSC1 /4

Clock source: OSC1 Freq. /24 /4

Clock frequency: 260.417 kHz

Figure 11: CNT/DLY0 (MF0) Configuration

4.8 P DLY Configuration

P DLY

Mode: Rising edge detect

Delay value: 500 ns

Information

Delay and pulse width

VDD (V)	Delay (ns)	Pulse width (ns)
-	-	-
-	-	-
-	-	-

Figure 12: P DLY Configuration

4.9 IO Pins Configurations

PIN 2 (GPI)	PIN 10 (GPIO6)	PIN 5 (GPIO2)
I/O selection: Digital input	I/O selection: Digital input	I/O selection: Digital output
Input mode: OE = 0: Digital in without S	Input mode: OE = 0: Digital in without S	Input mode: OE = 0: None
Output mode: OE = 1: None	Output mode: OE = 1: None	Output mode: OE = 1: 1x push pull
Resistor: Floating	Resistor: Floating	Resistor: Floating
Resistor value: Floating	Resistor value: Floating	Resistor value: Floating
	Output selection: PIN 10 OUT	Output selection: PIN 5 OUT

PIN 11 (GPIO7)	PIN 12 (GPIO8)
I/O selection: Digital output	I/O selection: Digital output
Input mode: OE = 0: None	Input mode: OE = 0: None
Output mode: OE = 1: 1x push pull	Output mode: OE = 1: 1x push pull
Resistor: Floating	Resistor: Floating
Resistor value: Floating	Resistor value: Floating
Output selection: PIN 11 OUT	Output selection: PIN 12 OUT

Figure 13: IO Pins Configurations

4.10 I²C Macrocell Configuration

I²C Macrocell uses default settings.

5 Design Verification Using Hardware Prototype

The design was tested in hardware (SLG46811 + AT45DB161 flash), and Figure 14 - Figure 16 show the waveforms sent to the flash memory while hardware prototyping.




Figure 14: EPG OUT0. Data = 5Ah to be stored in Flash Memory

Tamper Detector




Figure 15: Zoomed EPG OUT0




Figure 16: EPG OUT1. Data = A5h to be stored in Flash

7 Conclusions

The SLG46811 is a great solution for the development of a simple SPI master to drive flash memory. As usual with the [GreenPAK](#) family of products, the tamper and fault detection implementation described in this application is just one of many ways to perform this implementation. Additional advantages of "GreenPAK + AT45DB161E memory implementation" are quick design time, high level of configurability, low power consumption, small board area, and low cost.

8 Further Considerations

This design could be further enhanced by driving the Output pins to the Flash memory as Tristate when the EN input is driven low. This would allow a host microcontroller to access the Flash to read the Last Trigger results and to use the Flash for general storage. The host micro would need to tristate its CLK, MOSI and /CS pins when it drives the EN pin is high.

Tamper Detector

Revision History

Revision	Date	Description
1.0	15-Mar-2021	Initial version.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.