### Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



### **Application Note**

# 78K0/Lx3

### **8-Bit Single-Chip Microcontrollers**

### Flash Memory Programming (Programmer)

μPD78F0400	μPD78F0441	μPD78F0471
μPD78F0401	μPD78F0442	μPD78F0472
μPD78F0402	μPD78F0443	μPD78F0473
μPD78F0403	μPD78F0444	μPD78F0474
μPD78F0410	μPD78F0445	μPD78F0475
μPD78F0411	μPD78F0451	μPD78F0481
μPD78F0412	μPD78F0452	μPD78F0482
μPD78F0413	μPD78F0453	μPD78F0483
μPD78F0420	μPD78F0454	μPD78F0484
μPD78F0421	μPD78F0455	μPD78F0485
μPD78F0422	μPD78F0461	μPD78F0491
μPD78F0423	μPD78F0462	μPD78F0492
μPD78F0430	μPD78F0463	μPD78F0493
μPD78F0431	μPD78F0464	μPD78F0494
μPD78F0432	μPD78F0465	μPD78F0495
μPD78F0433		

Document No. U18954EJ1V0AN00 (1st edition) Date Published May 2008 NS

© NEC Electronics Corporation 2008 Printed in Japan

2

[MEMO]

#### **1** VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN).

#### (2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to V<sub>DD</sub> or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

#### **③** PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

#### **④** STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

#### 5 POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

#### **(6)** INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

- The information in this document is current as of May, 2008. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

#### INTRODUCTION

Target Readers		intended for users who understand the functions of the this product to design application systems.
Purpose	The purpose of this application note is to help users understand how to develop dedicated flash memory programmers for rewriting the internal flash memory of the 78K0/Lx3. The sample programs and circuit diagrams shown in this document are for reference only and are not intended for use in actual design-ins. Therefore, these sample programs must be used at the user's own risk. Correct operation is not guaranteed if these sample programs are used.	
Organization	<ul> <li>This manual consists of the following main sections.</li> <li>Flash memory programming</li> <li>Programmer operating environment</li> <li>Basic programmer operation</li> <li>Command/data frame format</li> <li>Description of command processing</li> <li>UART communication mode</li> <li>3-wire serial I/O communication mode (CSI)</li> <li>Flash memory programming parameter characteristics</li> </ul>	
How to Read This Manual	<ul> <li>electrical engineering, logic</li> <li>To gain a general under</li> <li>→ Read this manual in f</li> <li>To learn more about the</li> </ul>	ader of this manual has general knowledge in the fields of c circuits, and microcontrollers. standing of functions: the order of the <b>CONTENTS</b> . 78K0/Lx3's hardware functions: al of each 78K0/Lx3 product.
Conventions	Data significance: Active low representation: Note: Caution: Remark: Numeral representation:	Higher digits on the left and lower digits on the right $\overline{xxx}$ (overscore over pin or signal name) Footnote for item marked with <b>Note</b> in the text Information requiring particular attention Supplementary information Binaryxxxx or xxxxB Decimalxxxx HexadecimalxxxxH

## Related DocumentsThe related documents indicated in this publication may include preliminary versions.However, preliminary versions are not marked as such.

#### **Device-related documents**

Document Name	Document Number
78K0/LC3 User's Manual	U18698E
78K0/LD3 User's Manual	U18697E
78K0/LE3 User's Manual	U18696E
78K0/LF3 User's Manual	U18329E
78K/0 Series Instructions User's Manual	U12326E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

#### CONTENTS

CHAPTE	ER 1 FLASH MEMORY PROGRAMMING	13
1.1	Overview	13
1.2	System Configuration	14
1.3	Programming Overview	15
	1.3.1 Setting flash memory programming mode	
	1.3.2 Selecting serial communication mode	
	1.3.3 Manipulating flash memory via command transmission/reception	16
1.4	Information Specific to 78K0/Lx3	
СНАРТЕ	R 2 PROGRAMMER OPERATING ENVIRONMENT	19
2.1	Programmer Control Pins	19
2.2	Details of control pins	20
	2.2.1 Flash memory programming mode setting pin (FLMD0)	20
	2.2.2 Serial interface pins (TxD, RxD, SI, SO, SCK)	20
	2.2.3 Reset control pin (RESET)	21
	2.2.4 Clock control pin (CLK)	21
	2.2.5 VDD/GND control pins	22
	2.2.6 Other pins	22
2.3	Basic Flowchart	23
2.4	Setting Flash Memory Programming Mode	24
	2.4.1 Mode Setting Flowchart	25
	2.4.2 Sample program	26
2.5	Selecting Serial Communication Mode	
2.6	UART Communication Mode	28
2.7	3-Wire Serial I/O Communication Mode (CSI)	
2.8	Shutting Down Target Power Supply	29
2.9	Manipulation of Flash Memory	29
2.10	Command List	
2.11	Status List	30
СНАРТЕ	R 3 BASIC PROGRAMMER OPERATION	32
CHAPTE	R 4 COMMAND/DATA FRAME FORMAT	33
4.1	Command Frame Transmission Processing	35
4.2	Data Frame Transmission Processing	35
4.3	Data Frame Reception Processing	35
СНАРТЕ	R 5 DESCRIPTION OF COMMAND PROCESSING	36
5.1	Status Command	
	5.1.1 Description	
	5.1.2 Command frame and status frame	
5.2	Reset Command	37
	5.2.1 Description	

	5.2.2	Command frame and status frame	.37
5.3	Baud	Rate Set Command	38
5.4	Oscill	ating Frequency Set Command	39
	5.4.1	Description	.39
	5.4.2	Command frame and status frame	39
5.5	Chip Erase Command		
	5.5.1	Description	.41
	5.5.2	Command frame and status frame	41
5.6	Block	Erase Command	42
	5.6.1	Description	.42
	5.6.2	Command frame and status frame	.42
5.7	Progra	amming Command	43
	5.7.1	Description	.43
	5.7.2	Command frame and status frame	.43
	5.7.3	Data frame and status frame	.43
	5.7.4	Completion of transferring all data and status frame	.44
5.8	Verify	Command	45
	5.8.1	Description	.45
	5.8.2	Command frame and status frame	.45
	5.8.3	Data frame and status frame	.45
5.9	Block	Blank Check Command	47
	5.9.1	Description	.47
	5.9.2	Command frame and status frame	.47
5.10	Silico	n Signature Command	48
	5.10.1	Description	.48
	5.10.2	Command frame and status frame	.48
	5.10.3	Silicon signature data frame	.48
	5.10.4	78K0/Lx3 silicon signature list	
5.11	Versio	on Get Command	
	5.11.1	Description	
	5.11.2	Command frame and status frame	.64
		Version data frame	
5.12	Check	sum Command	
	5.12.1	Description	.66
	5.12.2	Command frame and status frame	.66
		Checksum data frame	
5.13		ity Set Command	
	5.13.1	Description	
	5.13.2	Command frame and status frame	
	5.13.3	Data frame and status frame	
	5.13.4	Internal verify check and status frame	.68
СНАРТЕ	R 6	UART COMMUNICATION MODE	70
6.1	Comn	nand Frame Transmission Processing Flowchart	71
6.2		Frame Transmission Processing Flowchart	
6.3		rame Reception Processing Flowchart	
6.4		Command	
	6.4.1	Processing sequence chart	
		J .	

	6.4.2	Description of processing sequence	75
	6.4.3	Status at processing completion	75
	6.4.4	Flowchart	76
	6.4.5	Sample program	77
6.5	Oscilla	ating Frequency Set Command	78
	6.5.1	Processing sequence chart	78
	6.5.2	Description of processing sequence	79
	6.5.3	Status at processing completion	79
	6.5.4	Flowchart	80
	6.5.5	Sample program	81
6.6	Chip E	rase Command	82
	6.6.1	Processing sequence chart	82
	6.6.2	Description of processing sequence	83
	6.6.3	Status at processing completion	83
	6.6.4	Flowchart	84
	6.6.5	Sample program	85
6.7	Block	Erase Command	86
	6.7.1	Processing sequence chart	86
	6.7.2	Description of processing sequence	87
	6.7.3	Status at processing completion	87
	6.7.4	Flowchart	88
	6.7.5	Sample program	89
6.8	Progra	amming Command	90
	6.8.1	Processing sequence chart	90
	6.8.2	Description of processing sequence	91
	6.8.3	Status at processing completion	92
	6.8.4	Flowchart	93
	6.8.5	Sample program	94
6.9	Verify	Command	96
	6.9.1	Processing sequence chart	96
	6.9.2	Description of processing sequence	97
	6.9.3	Status at processing completion	97
	6.9.4	Flowchart	98
	6.9.5	Sample program	99
6.10	Block	Blank Check Command	101
	6.10.1	Processing sequence chart	. 101
	6.10.2	Description of processing sequence	. 102
	6.10.3	Status at processing completion	. 102
	6.10.4	Flowchart	. 103
	6.10.5	Sample program	. 104
6.11	Silicor	n Signature Command	105
	6.11.1	Processing sequence chart	. 105
	6.11.2	Description of processing sequence	. 106
	6.11.3	Status at processing completion	. 106
	6.11.4	Flowchart	. 107
	6.11.5	Sample program	. 108
6.12	Versio	n Get Command	109
	6.12.1	Processing sequence chart	. 109

	6.12.2	Description of processing sequence	110
	6.12.3	Status at processing completion	110
	6.12.4	Flowchart	111
	6.12.5	Sample program	112
6.13	Check	sum Command	113
	6.13.1	Processing sequence chart	113
	6.13.2	Description of processing sequence	114
	6.13.3	Status at processing completion	114
	6.13.4	Flowchart	115
	6.13.5	Sample program	
6.14	Secur	ity Set Command	117
	6.14.1	Processing sequence chart	
	6.14.2	Description of processing sequence	118
	6.14.3	Status at processing completion	
	6.14.4	Flowchart	119
	6.14.5	Sample program	120
	- 7	WIDE OFFICE I/O COMMUNICATION MODE (OOI)	100
CHAPIE	-R / .	3-WIRE SERIAL I/O COMMUNICATION MODE (CSI)	
7.1		and Frame Transmission Processing Flowchart	
7.2	Data F	rame Transmission Processing Flowchart	124
7.3	Data F	rame Reception Processing Flowchart	125
7.4	Status	Command	
	7.4.1	Processing sequence chart	126
	7.4.2	Description of processing sequence	
	7.4.3	Status at processing completion	
	7.4.4	Flowchart	
	7.4.5	Sample program	129
7.5	Reset	Command	
	7.5.1	Processing sequence chart	
	7.5.2	Description of processing sequence	
	7.5.3	Status at processing completion	131
	7.5.4	Flowchart	
	7.5.5	Sample program	
7.6		ating Frequency Set Command	
	7.6.1	Processing sequence chart	
	7.6.2	Description of processing sequence	
	7.6.3	Status at processing completion	
	7.6.4	Flowchart	
	7.6.5	Sample program	
7.7	•	rase Command	
	7.7.1	Processing sequence chart	
	7.7.2	Description of processing sequence	
	7.7.3	Status at processing completion	
	7.7.4	Flowchart	
7.0	7.7.5 <b>Plock</b>	Sample program	
7.8		Erase Command	
	7.8.1	Processing sequence chart	
	7.8.2	Description of processing sequence	143

7.8.4       Flowchart       1         7.8.5       Sample program       14         7.9       Programming Command       14         7.9.1       Processing sequence chart       14         7.9.2       Description of processing sequence       14         7.9.3       Status at processing sequence       14         7.9.4       Flowchart       15         7.10       Verify Command       15         7.10.1       Processing sequence chart       15         7.10.2       Description of processing sequence       16         7.10.3       Status at processing completion       16         7.10.4       Flowchart       15         7.10.5       Sample program       15         7.10.4       Flowchart       16         7.10.5       Sample program       16         7.11.9       Description of processing sequence       16         7.11.1       Processing sequence chart       16         7.11.2       Status at processing sequence       16         7.11.4       Flowchart       16         7.11.5       Sample program       16         7.12.1       Processing sequence chart       16         7.12.2       Desco		7.8.3	Status at processing completion	143
7.9       Programming Command       14         7.9.1       Processing sequence chart       14         7.9.3       Status at processing completion       14         7.9.4       Flowchart       14         7.9.5       Sample program       14         7.9.6       Sample program       15         7.10       Verify Command       15         7.10.1       Processing sequence chart       16         7.10.2       Description of processing sequence       16         7.10.3       Status at processing sequence       16         7.10.4       Flowchart       17         7.10.5       Sample program       16         7.10.4       Flowchart       16         7.10.5       Sample program       17         7.11       Block Blank Check Command       16         7.11.1       Processing sequence chart       16         7.11.2       Description of processing sequence       16         7.11.3       Status at processing sequence chart       16         7.11.4       Flowchart       16         7.12.1       Processing sequence chart       16         7.12.2       Description of processing sequence       16         7.12.		7.8.4	Flowchart	144
7.9.1       Processing sequence chart       14         7.9.2       Description of processing completion       14         7.9.3       Status at processing completion       14         7.9.5       Sample program       15         7.10       Verify Command       15         7.10.1       Processing sequence chart       15         7.10.2       Description of processing sequence       16         7.10.3       Status at processing completion       16         7.10.4       Flowchart       17         7.10.5       Sample program       16         7.10.4       Flowchart       17         7.10.5       Sample program       16         7.11.1       Processing sequence chart       17         7.11.2       Description of processing sequence       16         7.11.3       Status at processing completion       16         7.11.4       Flowchart       17         7.11.5       Sample program       16         7.12.1       Processing sequence chart       16         7.12.2       Description of processing sequence       16         7.12.3       Status at processing sequence       16         7.12.4       Flowchart       16		7.8.5	Sample program	145
7.9.2       Description of processing sequence       14         7.9.3       Status at processing completion       14         7.9.4       Flowchart       14         7.9.5       Sample program       15         7.10       Verify Command       15         7.10.1       Processing sequence chart       15         7.10.2       Description of processing sequence       16         7.10.3       Status at processing completion       15         7.10.4       Flowchart       15         7.10.5       Sample program       16         7.10.5       Sample program       16         7.11.1       Processing sequence chart       16         7.11.2       Description of processing sequence       16         7.11.3       Status at processing completion       16         7.11.2       Description of processing sequence       16         7.12.1       Processing sequence chart       16         7.12.2       Description of processing sequence       16         7.12.3       Status at processing sequence       16         7.12.4       Flowchart       16         7.12.5       Sample program       16         7.12.4       Flowchart       16	7.9	Progra	amming Command	146
7.9.3       Status at processing completion       14         7.9.5       Sample program       15         7.10       Verify Command       15         7.10.1       Processing sequence chart       16         7.10.2       Description of processing sequence       16         7.10.3       Status at processing completion       16         7.10.4       Flowchart       11         7.10.5       Sample program       16         7.11       Processing sequence chart       17         7.11.1       Processing sequence chart       16         7.11.2       Description of processing sequence       16         7.11.3       Status at processing completion       16         7.11.4       Flowchart       16         7.11.5       Sample program       16         7.11.5       Sample program       16         7.12.1       Processing sequence chart       16         7.12.2       Description of processing sequence       16         7.12.1       Processing sequence chart       16         7.12.2       Description of processing sequence       16         7.12.4       Flowchart       16         7.12.5       Sample program       16		7.9.1	Processing sequence chart	146
7.9.4       Flowchart       14         7.9.5       Sample program       15         7.10       Verify Command       15         7.10.1       Processing sequence chart       16         7.10.2       Description of processing sequence       11         7.10.4       Flowchart       16         7.10.5       Sample program       16         7.10.5       Sample program       16         7.10.5       Sample program       16         7.11.6       Description of processing sequence       16         7.11.1       Processing sequence chart       16         7.11.2       Description of processing sequence       16         7.11.3       Status at processing sequence       16         7.11.4       Flowchart       16         7.11.5       Sample program       16         7.11.2       Description of processing sequence       16         7.12.1       Processing sequence chart       16         7.12.2       Description of processing sequence       16         7.12.4       Flowchart       16         7.13.4       Flowchart       16         7.13.1       Processing sequence chart       16         7.13.2		7.9.2	Description of processing sequence	147
7.9.5       Sample program       15         7.10       Verify Command       15         7.10.1       Processing sequence chart       15         7.10.2       Description of processing sequence       15         7.10.3       Status at processing completion       16         7.10.4       Flowchart       16         7.10.5       Sample program       16         7.11       Processing sequence chart       16         7.11.1       Processing sequence chart       16         7.11.2       Description of processing sequence       16         7.11.3       Status at processing completion       16         7.11.5       Sample program       16         7.11.5       Sample program       16         7.12.1       Processing sequence chart       16         7.12.2       Description of processing sequence       16         7.12.3       Status at processing sequence       16         7.12.4       Flowchart       16         7.12.5       Sample program       16         7.12.4       Flowchart       16         7.12.5       Sample program       16         7.13.4       Flowchart       16         7.13.5		7.9.3	Status at processing completion	148
7.10       Verify Command       15         7.10.1       Processing sequence chart       16         7.10.2       Description of processing sequence       16         7.10.3       Status at processing completion       16         7.10.4       Flowchart       17         7.10.5       Sample program       16         7.11.1       Processing sequence chart       16         7.11.2       Description of processing sequence       16         7.11.4       Flowchart       17         7.11.5       Sample program       16         7.11.4       Flowchart       17         7.11.5       Sample program       16         7.11.4       Flowchart       17         7.11.5       Sample program       16         7.11.4       Flowchart       16         7.11.5       Sample program       16         7.12.2       Description of processing sequence       16         7.12.3       Status at processing sequence       16         7.12.4       Flowchart       16         7.12.5       Sample program       16         7.13.4       Flowchart       16         7.14.5       Sample program       16		7.9.4		
7.10.1       Processing sequence chart       15         7.10.2       Description of processing sequence       15         7.10.3       Status at processing completion       15         7.10.4       Flowchart       15         7.10.5       Sample program       15         7.11       Block Blank Check Command       15         7.11.1       Processing sequence chart       15         7.11.2       Description of processing sequence       15         7.11.3       Status at processing completion       15         7.11.4       Flowchart       16         7.11.5       Sample program       16         7.11.5       Sample program       16         7.12.1       Processing sequence chart       16         7.12.2       Description of processing sequence       16         7.12.3       Status at processing completion       16         7.12.4       Flowchart       16         7.13.5       Sample program       16         7.14.4       Flowchart       16         7.13.5       Sample program       16         7.14.7       Flowchart       16         7.13.1       Processing sequence chart       16         7.13.3<				
7.10.2       Description of processing sequence       15         7.10.3       Status at processing completion       16         7.10.4       Flowchart       16         7.10.5       Sample program       16         7.11       Block Blank Check Command       15         7.11.1       Processing sequence chart       16         7.11.2       Description of processing sequence       16         7.11.3       Status at processing completion       16         7.11.4       Flowchart       16         7.11.5       Sample program       16         7.11.5       Sample program       16         7.12.1       Processing sequence chart       16         7.12.2       Description of processing sequence       16         7.12.3       Status at processing sequence       16         7.12.4       Flowchart       16         7.12.5       Sample program       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.13.4       Flowchart       16         7.13.5       Sample program	7.10	Verify	Command	152
7.10.3       Status at processing completion       15         7.10.4       Flowchart       15         7.10.5       Sample program       16         7.11       Dick Blank Check Command       16         7.11.1       Processing sequence chart       16         7.11.2       Description of processing sequence       16         7.11.3       Status at processing completion       16         7.11.4       Flowchart       16         7.11.5       Sample program       16         7.11.4       Flowchart       16         7.11.5       Status at processing sequence chart       16         7.12.1       Processing sequence chart       16         7.12.2       Description of processing sequence       16         7.12.3       Status at processing completion       16         7.12.4       Flowchart       16         7.13.2       Description of processing sequence       16         7.13.4       Flowchart       16         7.13.2       Description of processing sequence       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.14.4       Flowchart       16 <td< td=""><td></td><td>7.10.1</td><td></td><td></td></td<>		7.10.1		
7.10.4       Flowchart       15         7.11       Block Blank Check Command       15         7.11.1       Processing sequence chart       15         7.11.2       Description of processing sequence       16         7.11.3       Status at processing sequence       16         7.11.4       Flowchart       17         7.11.5       Sample program       16         7.11.5       Sample program       16         7.11.5       Sample program       16         7.12.1       Processing sequence chart       16         7.12.2       Description of processing sequence       16         7.12.3       Status at processing sequence       16         7.12.4       Flowchart       16         7.13.5       Sample program       16         7.14.4       Flowchart       16         7.13.5       Status at processing sequence       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.14.7       Processing sequence chart       16         7.14.8       Flowchart       17				
7.10.5       Sample program       15         7.11       Block Blank Check Command       15         7.11.1       Processing sequence chart       15         7.11.2       Description of processing sequence.       16         7.11.3       Status at processing completion       16         7.11.4       Flowchart       16         7.11.5       Sample program       16         7.12.1       Processing sequence chart       16         7.12.2       Description of processing sequence.       16         7.12.3       Status at processing completion       16         7.12.4       Flowchart       16         7.13.5       Sample program       16         7.12.4       Flowchart       16         7.13.1       Processing sequence chart       16         7.13.2       Description of processing sequence       16         7.13.4       Flowchart       16         7.13.1       Processing sequence chart       16         7.13.2       Description of processing sequence       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.14.4       Flowchart       16         7.14.1<		7.10.3		
7.11       Block Blank Check Command       15         7.11.1       Processing sequence chart       16         7.11.2       Description of processing sequence       16         7.11.4       Flowchart       16         7.11.5       Sample program       16         7.11.4       Flowchart       17         7.11.5       Sample program       16         7.12.1       Processing sequence chart       16         7.12.2       Description of processing sequence       16         7.12.4       Processing sequence chart       16         7.12.5       Satus at processing completion       16         7.12.4       Flowchart       16         7.12.5       Sample program       16         7.12.4       Flowchart       16         7.12.5       Sample program       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.14.4       Flowchart       17 <td< td=""><td></td><td>7.10.4</td><td></td><td></td></td<>		7.10.4		
7.11.1       Processing sequence chart       15         7.11.2       Description of processing sequence       16         7.11.3       Status at processing completion       16         7.11.4       Flowchart       16         7.11.5       Sample program       16         7.11.5       Silicon Signature Command       16         7.12.1       Processing sequence chart       16         7.12.2       Description of processing sequence       16         7.12.3       Status at processing completion       16         7.12.4       Flowchart       16         7.12.5       Sample program       16         7.13.4       Version Get Command       16         7.13.1       Processing sequence chart       16         7.13.2       Description of processing sequence       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.13.4       Flowchart       16         7.13.5       Status at processing sequence       16         7.14.1       Processing sequence chart       16         7.14.2       Description of processing sequence       17         7.14.4       Flowchart       17				
7.11.2       Description of processing sequence       15         7.11.3       Status at processing completion       16         7.11.4       Flowchart       16         7.11.5       Sample program       16         7.12       Silicon Signature Command       16         7.12.1       Processing sequence chart       16         7.12.2       Description of processing sequence       16         7.12.3       Status at processing completion       16         7.12.4       Flowchart       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.13.4       Flowchart       16         7.13.5       Status at processing sequence chart       16         7.13.4       Flowchart       16         7.13.5       Status at processing sequence chart       16         7.13.4       Flowchart       16         7.13.5       Status at processing sequence chart       16         7.13.4       Flowchart       16         7.14.1       Processing sequence chart       16         7.14.2       Description of processing sequence       17         7.14.1       Processing sequence chart       17	7.11	Block		
7.11.3       Status at processing completion       15         7.11.4       Flowchart       16         7.11.5       Sample program       16         7.12       Silicon Signature Command       16         7.12.1       Processing sequence chart       16         7.12.2       Description of processing sequence       16         7.12.3       Status at processing completion       16         7.12.4       Flowchart       16         7.12.5       Sample program       16         7.12.4       Flowchart       16         7.12.5       Sample program       16         7.13.1       Processing sequence chart       16         7.13.1       Processing sequence chart       16         7.13.2       Description of processing sequence       16         7.13.3       Status at processing completion       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.14.1       Processing sequence chart       16         7.14.2       Description of processing sequence       17         7.14.1       Processing sequence chart       17         7.14.2       Description of processing sequence       17		7.11.1		
7.11.4       Flowchart       15         7.11.5       Sample program       16         7.12.5       Silicon Signature Command       16         7.12.1       Processing sequence chart       16         7.12.2       Description of processing sequence       16         7.12.3       Status at processing completion       16         7.12.4       Flowchart       16         7.12.5       Sample program       16         7.13.1       Processing sequence chart       16         7.13.2       Description of processing sequence       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.14.4       Flowchart       16         7.14.2       Description of processing sequence       17         7.14.4       Flowchart       17         7.14.5       Sample program       17         7.14.4       Flowchart       17         7.15.1       Processing sequence chart       17     <				
7.11.5       Sample program       16         7.12       Silicon Signature Command       16         7.12.1       Processing sequence chart       16         7.12.2       Description of processing sequence       16         7.12.3       Status at processing completion       16         7.12.4       Flowchart       16         7.12.5       Sample program       16         7.13.1       Processing sequence chart       16         7.13.2       Description of processing sequence       16         7.13.4       Processing sequence chart       16         7.13.5       Sample program       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.13.4       Flowchart       16         7.14.1       Processing sequence chart       16         7.14.2       Description of processing sequence       17         7.14.3       Status at processing sequence       17         7.14.4       Flowchart       17         7.14.5       Sample program       17         7.15.1       Proc				
7.12       Silicon Signature Command       16         7.12.1       Processing sequence chart       16         7.12.2       Description of processing sequence       16         7.12.3       Status at processing completion       16         7.12.4       Flowchart       16         7.12.5       Sample program       16         7.13.1       Processing sequence chart       16         7.13.2       Description of processing sequence       16         7.13.1       Processing sequence chart       16         7.13.2       Description of processing sequence       16         7.13.3       Status at processing completion       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.14.4       Processing sequence chart       16         7.14.2       Description of processing sequence       17         7.14.3       Status at processing completion       17         7.14.4       Flowchart       17         7.14.5       Sample program       17         7.15       Security Set Command       17 <td></td> <td>7.11.4</td> <td></td> <td></td>		7.11.4		
7.12.1       Processing sequence chart       16         7.12.2       Description of processing sequence       16         7.12.3       Status at processing completion       16         7.12.4       Flowchart       16         7.12.5       Sample program       16         7.13.1       Processing sequence chart       16         7.13.2       Description of processing sequence       16         7.13.3       Status at processing sequence       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.13.4       Flowchart       16         7.13.5       Status at processing completion       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.14.4       Flowchart       16         7.14.5       Sample program       16         7.14.4       Processing sequence chart       16         7.14.5       Sample program       17         7.14.5       Sample program       17         7.14.5       Sample program       17         7.15.1       Processing sequence chart       17         7.15.2       Description of p		-		
7.12.2       Description of processing sequence       16         7.12.3       Status at processing completion       16         7.12.4       Flowchart       16         7.12.5       Sample program       16         7.13       Version Get Command       16         7.13.1       Processing sequence chart       16         7.13.2       Description of processing sequence       16         7.13.3       Status at processing completion       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.14.7       Processing sequence chart       16         7.14.1       Processing sequence chart       16         7.14.2       Description of processing sequence       17         7.14.3       Status at processing sequence       17         7.14.4       Flowchart       17         7.15.5       Sample program       17         7.15.1       Processing sequence chart       17         7.15.2       Description of processing sequence       17         7.15.3       Status at processing sequence       17	7.12		-	
7.12.3       Status at processing completion       16         7.12.4       Flowchart       16         7.12.5       Sample program       16         7.13       Version Get Command       16         7.13       Version Get Command       16         7.13.1       Processing sequence chart       16         7.13.2       Description of processing sequence       16         7.13.3       Status at processing completion       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.14.1       Processing sequence chart       16         7.14.2       Description of processing sequence       17         7.14.3       Status at processing sequence       17         7.14.4       Flowchart       17         7.15.3       Status at processing sequence       17         7.15.4       Flowchart       17         7.15.2       Description of processing sequence       17         7.15.3       Status at processing sequence       17         7.15.4       Flowchart       17         7.15.5 <td></td> <td></td> <td></td> <td></td>				
7.12.4       Flowchart       16         7.12.5       Sample program       16         7.13       Version Get Command       16         7.13       Version Get Command       16         7.13.1       Processing sequence chart       16         7.13.2       Description of processing sequence       16         7.13.3       Status at processing completion       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.14.4       Flowchart       16         7.14.1       Processing sequence chart       16         7.14.2       Description of processing sequence       17         7.14.3       Status at processing completion       17         7.14.4       Flowchart       17         7.14.5       Sample program       17         7.15.1       Processing sequence chart       17         7.15.2       Description of processing sequence       17         7.15.3       Status at processing sequence       17         7.15.3       Status at processing completion       17         7.15.4				
7.12.5       Sample program       16         7.13       Version Get Command       16         7.13.1       Processing sequence chart       16         7.13.2       Description of processing sequence       16         7.13.3       Status at processing completion       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.14       Checksum Command       16         7.14.1       Processing sequence chart       16         7.14.2       Description of processing sequence       17         7.14.3       Status at processing sequence       17         7.14.3       Status at processing completion       17         7.14.4       Flowchart       17         7.15.5       Sample program       17         7.15.1       Processing sequence chart       17         7.15.2       Description of processing sequence       17         7.15.3       Status at processing sequence       17         7.15.3       Status at processing sequence       17         7.15.3       Status at processing sequence       17         7.15.4       Flowchart       17         7.15.5       Sample program       17				
7.13       Version Get Command       16         7.13.1       Processing sequence chart       16         7.13.2       Description of processing sequence       16         7.13.3       Status at processing completion       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.14.4       Flowchart       16         7.14.3       Status at processing sequence chart       16         7.14.1       Processing sequence chart       16         7.14.2       Description of processing sequence       17         7.14.3       Status at processing completion       17         7.14.4       Flowchart       17         7.14.5       Sample program       17         7.15.1       Processing sequence chart       17         7.15.2       Description of processing sequence       17         7.15.3       Status at processing sequence       17         7.15.4       Flowchart       17         7.15.5       Sample program       17         7.15.5       Sample program       17         7.15.5       Sample program       17         7.15.5       Sample program       17				
7.13.1       Processing sequence chart       16         7.13.2       Description of processing sequence       16         7.13.3       Status at processing completion       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.13.6       Sample program       16         7.13.7       Sample program       16         7.14       Flowchart       16         7.14       Processing sequence chart       16         7.14.1       Processing sequence chart       16         7.14.2       Description of processing sequence       17         7.14.3       Status at processing completion       17         7.14.4       Flowchart       17         7.14.5       Sample program       17         7.15.5       Sample program       17         7.15.1       Processing sequence chart       17         7.15.2       Description of processing sequence       17         7.15.3       Status at processing sequence       17         7.15.4       Flowchart       17         7.15.5       Sample program       17         7.15.5       Sample program       17         7.15.5	7 10			
7.13.2       Description of processing sequence       16         7.13.3       Status at processing completion       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.13.5       Sample program       16         7.13.6       The Checksum Command       16         7.14       Checksum Command       16         7.14.1       Processing sequence chart       16         7.14.2       Description of processing sequence       17         7.14.3       Status at processing completion       17         7.14.3       Status at processing completion       17         7.14.4       Flowchart       17         7.14.5       Sample program       17         7.15.5       Security Set Command       17         7.15.1       Processing sequence chart       17         7.15.2       Description of processing sequence       17         7.15.3       Status at processing sequence       17         7.15.4       Flowchart       17         7.15.5       Sample program       17         7.15.4       Flowchart       17         7.15.5       Sample program       17         7.15.5	7.13			
7.13.3       Status at processing completion       16         7.13.4       Flowchart       16         7.13.5       Sample program       16         7.13.5       Sample program       16         7.13.6       Checksum Command       16         7.14       Checksum Command       16         7.14.1       Processing sequence chart       16         7.14.2       Description of processing sequence       17         7.14.3       Status at processing completion       17         7.14.3       Status at processing completion       17         7.14.4       Flowchart       17         7.14.5       Sample program       17         7.14.5       Sample program       17         7.15.5       Security Set Command       17         7.15.1       Processing sequence chart       17         7.15.2       Description of processing sequence       17         7.15.3       Status at processing completion       17         7.15.4       Flowchart       17         7.15.5       Sample program       17         7.15.4       Flowchart       17         7.15.5       Sample program       17         7.15.5       Sample		-		
7.13.4       Flowchart.       16         7.13.5       Sample program       16         7.13.5       Sample program       16         7.14       Checksum Command       16         7.14       Checksum Command       16         7.14.1       Processing sequence chart       16         7.14.2       Description of processing sequence       17         7.14.3       Status at processing completion       17         7.14.4       Flowchart       17         7.14.5       Sample program       17         7.14.4       Flowchart       17         7.14.5       Sample program       17         7.14.5       Sample program       17         7.15.5       Security Set Command       17         7.15.1       Processing sequence chart       17         7.15.2       Description of processing sequence       17         7.15.3       Status at processing completion       17         7.15.4       Flowchart       17         7.15.5       Sample program       17         7.15.5       Sample program       17         7.15.5       Sample program       17         7.15.5       Sample program       17		-		
7.13.5       Sample program       16         7.14       Checksum Command       16         7.14.1       Processing sequence chart       16         7.14.2       Description of processing sequence       17         7.14.3       Status at processing completion       17         7.14.4       Flowchart       17         7.14.5       Sample program       17         7.15.5       Security Set Command       17         7.15.1       Processing sequence chart       17         7.15.2       Description of processing sequence       17         7.15.3       Status at processing completion       17         7.15.4       Flowchart       17         7.15.5       Sample program       17				
7.14 Checksum Command       16         7.14.1 Processing sequence chart       16         7.14.2 Description of processing sequence       17         7.14.3 Status at processing completion       17         7.14.4 Flowchart       17         7.14.5 Sample program       17         7.15 Security Set Command       17         7.15.1 Processing sequence chart       17         7.15.2 Description of processing sequence       17         7.15.3 Status at processing completion       17         7.15.4 Flowchart       17         7.15.5 Sample program       17         7.15.4 Flowchart       17         7.15.5 Sample program       17         7.15.4 Flowchart       17         7.15.5 Sample program       17         7.15.6 Sample program       17         7.15.7 Sample program       17         7.15.8 Status at processing completion       17				
7.14.1       Processing sequence chart       16         7.14.2       Description of processing sequence       17         7.14.3       Status at processing completion       17         7.14.4       Flowchart       17         7.14.5       Sample program       17         7.15       Security Set Command       17         7.15.1       Processing sequence chart       17         7.15.2       Description of processing sequence       17         7.15.3       Status at processing completion       17         7.15.4       Flowchart       17         7.15.5       Sample program       17 </td <td>7 1 4</td> <td></td> <td></td> <td></td>	7 1 4			
7.14.2       Description of processing sequence       17         7.14.3       Status at processing completion       17         7.14.4       Flowchart       17         7.14.5       Sample program       17         7.14.5       Sample program       17         7.15       Security Set Command       17         7.15.1       Processing sequence chart       17         7.15.2       Description of processing sequence       17         7.15.3       Status at processing completion       17         7.15.4       Flowchart       17         7.15.5       Sample program       17 <td>7.14</td> <td></td> <td></td> <td></td>	7.14			
7.14.3       Status at processing completion       17         7.14.4       Flowchart       17         7.14.5       Sample program       17         7.14.5       Sample program       17         7.15       Security Set Command       17         7.15.1       Processing sequence chart       17         7.15.2       Description of processing sequence       17         7.15.3       Status at processing completion       17         7.15.4       Flowchart       17         7.15.5       Sample program       17         7.15.4       Flowchart       17         7.15.5       Sample program       17         7.15.4       Flowchart       17         7.15.5       Sample program       17         7.15.6       Flowschart       17         7.15.7				
7.14.4       Flowchart       17         7.14.5       Sample program       17         7.14.5       Sample program       17         7.15.5       Security Set Command       17         7.15.1       Processing sequence chart       17         7.15.2       Description of processing sequence       17         7.15.3       Status at processing completion       17         7.15.4       Flowchart       17         7.15.5       Sample program       17         7.15.4       FLASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS       17         7.15.5       Sample program       17         7.15.5       Sample program       17         7.15.5       Sample program       17         7.15.6       Sample program       17         7.15.7       Sample program       17         7.15.8       Sample program       17 </td <td></td> <td></td> <td></td> <td></td>				
7.14.5       Sample program       17         7.15       Security Set Command       17         7.15.1       Processing sequence chart       17         7.15.2       Description of processing sequence       17         7.15.3       Status at processing completion       17         7.15.4       Flowchart       17         7.15.5       Sample program       17         7.15.4       FLASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS       17         7.15.5       Sample program       17         7.15.6       Sample program       17		-		
7.15       Security Set Command				
7.15.1       Processing sequence chart       17         7.15.2       Description of processing sequence       17         7.15.3       Status at processing completion       17         7.15.4       Flowchart       17         7.15.5       Sample program       17         7.15.4       Flowchart       17         7.15.5       Sample program       17         7.15.6       Flash MEMORY PROGRAMMING PARAMETER CHARACTERISTICS       17	7 15	-		
7.15.2       Description of processing sequence       17         7.15.3       Status at processing completion       17         7.15.4       Flowchart       17         7.15.5       Sample program       17         CHAPTER 8 FLASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS	7.10		-	
7.15.3       Status at processing completion       17         7.15.4       Flowchart       17         7.15.5       Sample program       17         CHAPTER 8       FLASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS         17				
7.15.4       Flowchart				
7.15.5 Sample program				
CHAPTER 8 FLASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS		-		
		7.10.0		170
8.1 Flash Memory Programming Mode Setting Time17	НАРТЕ	ER 8 F	FLASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS	178
	8.1	Flash	Memory Programming Mode Setting Time	178

8.2	Programming Characteristics	179
8.3	UART Communication Mode	189
8.4	3-Wire Serial I/O Communication Mode	192
APPEND	DIX A CIRCUIT DIAGRAMS (REFERENCE)	195

#### CHAPTER 1 FLASH MEMORY PROGRAMMING

To rewrite the contents of the internal flash memory of the 78K0/Lx3, a dedicated flash memory programmer (hereafter referred to as the "programmer") is usually used.

This Application Note explains how to develop a dedicated programmer.

#### 1.1 Overview

The 78K0/Lx3 incorporates firmware that controls flash memory programming. The programming to the internal flash memory is performed by transmitting/receiving commands between the programmer and the 78K0/Lx3 via serial communication.




Figure 1-1. System Outline of Flash Memory Programming in 78K0/Lx3

#### 1.2 System Configuration

Examples of the system configuration for programming the flash memory are illustrated in Figure 1-2.


These figures illustrate how to program the flash memory with the programmer, under control of a host machine.

Depending on how the programmer is connected, the programmer can be used in a standalone mode without using the host machine, if a user program has been downloaded to the programmer in advance.


For example, NEC Electronics' flash memory programmer PG-FP5 can execute programming either by using the GUI software with a host machine connected or by itself (standalone).

#### Figure 1-2. System Configuration Examples

#### (1) UART communication mode (LSB-first transfer)





#### (2) 3-wire serial I/O communication mode (CSI) (MSB-first transfer)



#### 1.3 Programming Overview

To rewrite the contents of the flash memory with the programmer, the 78K0/Lx3 must first be set to the flash memory programming mode. After that, select the mode for communication between the programmer and the 78K0/Lx3, transmit commands from the programmer via serial communication, and then rewrite the flash memory. The flowchart of programming is illustrated in Figure 1-3.





#### 1.3.1 Setting flash memory programming mode

Supply a specific voltage to the flash memory programming mode setting pin (FLMD0) in the 78K0/Lx3 and release a reset; the flash memory programming mode is then set.

#### 1.3.2 Selecting serial communication mode

To select a serial communication mode, generate pulses by changing the voltage at the flash memory programming mode setting pin (FLMD0) between the V<sub>DD</sub> voltage and GND voltage in the flash memory programming mode, and determine the communication mode according to the pulse count.

#### 1.3.3 Manipulating flash memory via command transmission/reception

The flash memory incorporated in the 78K0/Lx3 has functions to rewrite the flash memory contents. The flash memory manipulating functions shown in Table 1-1 are available.

Function	Outline
Erase	Erases the flash memory contents.
Write	Writes data to the flash memory.
Verify	Compares the flash memory contents with data for verify.
Acquisition of information	Reads information related to the flash memory.

Table 1-1. Outline of Flash Memory Functions

To control these functions, the programmer transmits commands to the 78K0/Lx3 via serial communication. The 78K0/Lx3 returns the response status for the commands. The programming to the flash memory is performed by repeating these series of serial communications.

#### 1.4 Information Specific to 78K0/Lx3

The programmer must manage product-specific information (such as a device name and memory information).


Table 1-2 shows the flash memory size of the 78K0/Lx3 and Figure 1-4 shows the configuration of the flash memory.

	Device Name	Flash Memory Size
78K0/LC3	μPD78F0400	8 KB
	μPD78F0401	16 KB
	μPD78F0402	24 KB
	μPD78F0403	32 KB
	μPD78F0410	8 KB
	μPD78F0411	16 KB
	μPD78F0412	24 KB
	μPD78F0413	32 KB
78K0/LD3	μPD78F0420	8 KB
	μPD78F0421	16 KB
	μPD78F0422	24 KB
	μPD78F0423	32 KB
	μPD78F0430	8 KB
	μPD78F0431	16 KB
	μPD78F0432	24 KB
	μPD78F0433	32 KB

Table 1-2. Flash Memory Size of 78K0/Lx3 (1/2)

	Device Name	Flash Memory Size
78K0/LE3	μPD78F0441	16 KB
	μ PD78F0442	24 KB
	μ PD78F0443	32 KB
	μ PD78F0444	48 KB
	μ PD78F0445	60 KB
	μ PD78F0451	16 KB
	μ PD78F0452	24 KB
	μ PD78F0453	32 KB
	μ PD78F0454	48 KB
	μ PD78F0455	60 KB
	μ PD78F0461	16 KB
	μ PD78F0462	24 KB
	μ PD78F0463	32 KB
	μ PD78F0464	48 KB
	μ PD78F0465	60 KB
78K0/LF3	μ PD78F0471	16 KB
	μ PD78F0472	24 KB
	μ PD78F0473	32 KB
	μ PD78F0474	48 KB
	μ PD78F0475	60 KB
	μ PD78F0481	16 KB
	μ PD78F0482	24 KB
	μ PD78F0483	32 KB
	μ PD78F0484	48 KB
	μ PD78F0485	60 KB
	μ PD78F0491	16 KB
	μ PD78F0492	24 KB
	μ PD78F0493	32 KB
	μ PD78F0494	48 KB
	μ PD78F0495	60 KB

able 1-2. Flash Memory Size of 78K0/Lx3 (2/2)



#### Figure 1-4. Flash Memory Configuration

**Remark** Each block consists of 1 KB (this figure only illustrates some parts of entire blocks in the flash memory).

#### CHAPTER 2 PROGRAMMER OPERATING ENVIRONMENT

#### 2.1 Programmer Control Pins

Table 2-1 lists the pins that the programmer must control to implement the programmer function in the user system. See the following pages for details on each pin.

	Programmer				Mode for Communication with Target	
Signal Name	I/O	Pin Function	Pin Name	CSI Note 1	UART	
FLMD0	Output	Output of signal level to set programming mode and output of pulse to select communication mode	FLMD0	0	0	
Vdd	Output	VDD voltage generation/monitoring	Vdd EVdd AVref		$\bigtriangleup$	
GND	_	Ground	Vss EVss AVss	0	0	
CLK	Output	Operating clock output to 78K0/Lx3	EXCLK	× <sup>Note 2</sup>	$\triangle^{\text{Note 3}}$	
RESET	Output	Programming mode switching trigger	RESET	0	0	
SO	Output	Command transmission to 78K0/Lx3	SI10	0	×	
SI	Input	Response status and data reception from 78K0/Lx3	SO10	0	×	
SCK	Output	Serial clock supply to 78K0/Lx3	SCK10		×	
TxD	Output	Command transmission to 78K0/Lx3	mand transmission to 78K0/Lx3 RxD6		0	
RxD	Input	Response status and data reception from 78K0/Lx3	tatus and data reception from 78K0/Lx3 TxD6		0	

#### Table 2-1. Pin Description

Notes 1. In the 78K0/LC3, this communication mode is not supported.

2. The 78K0/Lx3 operates with the internal high-speed oscillation clock (fRH) when CSI10 is used.

3. Except UART with high-speed oscillation clock, the X1 clock (fx) or external main system clock (fexclk) is required.

#### Cautions 1. When a resonator is used, pull P31/INTP2 down.

2. When a resonator is not used, pull P31/INTP2 down, and pull X1 down or leave it open.

**Remark** O: Be sure to connect the pin.

- $\times$ : The pin does not have to be connected.
- $\triangle$ : The pin does not have to be connected if the signal is generated on the target board.

For the voltage of the pins controlled by the programmer, refer to the user's manual of the device that is subject to flash memory programming.

#### 2.2 Details of control pins

#### 2.2.1 Flash memory programming mode setting pin (FLMD0)

The FLMD0 pin is used to control the operating mode of the 78K0/Lx3. The 78K0/Lx3 operates in flash memory programming mode when a specific voltage is supplied to this pin and a reset is released.

The mode for the serial communication between the programmer and the 78K0/Lx3 is determined by controlling the voltage at the FLMD0 pin between  $V_{DD}$  and GND and outputting pulses, after reset. Refer to Table 2-3 for the relationship between the FLMD0 pulse counts and communication modes.


#### 2.2.2 Serial interface pins (TxD, RxD, SI, SO, SCK)

The serial interface pins are used to transfer the flash memory writing commands between the programmer and the 78K0/Lx3.


With the 78K0/Lx3, the communication mode can be selected from UART and CSI. The following figures illustrate the connection of pins used in each communication mode.

#### Figure 2-1. Serial Interface Pins

#### (1) UART communication mode




#### (2) 3-wire serial I/O communication mode (CSI)



#### 2.2.3 Reset control pin (RESET)

The reset control pin is used to control the system reset for the 78K0/Lx3 from the programmer. The flash memory programming mode can be selected when a specific voltage is supplied to the FLMD0 pin and a reset is released.








#### 2.2.4 Clock control pin (CLK)

The clock control pin is used only when the clock is supplied from the programmer to the 78K0/Lx3. Connection of this pin is not necessary when it is not necessary to supply the operating clock to the 78K0/Lx3 from the programmer.

#### (1) UART communication mode







#### (2) 3-wire serial I/O communication mode (CSI)


The 78K0/Lx3 operates with the internal high-speed oscillation clock (fRH).

#### 2.2.5 VDD/GND control pins

The V<sub>DD</sub> control pin is used to supply power to the 78K0/Lx3 from the programmer. Connection of this pin is not necessary when it is not necessary to supply power to the 78K0/Lx3 from the programmer. However, this pin must be connected regardless of whether the power is supplied from the programmer when the dedicated programmer is used, because the dedicated programmer monitors the power supply status of the 78K0/Lx3.

The GND control pin must be connected to Vss of the 78K0/Lx3 regardless of whether the power is supplied from the programmer.





#### 2.2.6 Other pins


For the power supply pins (AV<sub>REF</sub> and AV<sub>SS</sub>) other than  $V_{DD}$  and  $V_{SS}$ , use with the same potential as normal operation mode.

For the connection of the pins that are not connected to the programmer, refer to the chapter describing the flash memory in the user's manual of each device.

#### 2.3 Basic Flowchart

The following illustrates the basic flowchart for performing flash memory rewriting with the programmer.





#### 2.4 Setting Flash Memory Programming Mode

High (VDD)

To rewrite the contents of the flash memory with the programmer, the 78K0/Lx3 must first be set to the flash memory programming mode by supplying a specific voltage to the flash memory programming mode setting pin (FLMD0) in the 78K0/Lx3, then releasing a reset.

The following illustrates a timing chart for setting the flash memory programming mode and selecting the communication mode.




Figure 2-6. Setting Flash Memory Programming Mode and Selecting Communication Mode


The relationship between the setting of the FLMD0 pin after reset release and the operating mode is shown below.

FLMD0	Operating Mode
Low (GND)	Normal operating mode

Flash memory programming mode

Table 2-2. Relationship Between FLMD0 Pin Setting After Reset Release and Operating Mode

#### 2.4.1 Mode Setting Flowchart



#### 2.4.2 Sample program

The following shows a sample program for mode setting processing.

```
/*
                                                     * /
 /* connect to Flash device
                                                     */
 /*
                                                     */
 void
 fl_con_dev(void)
 {
 extern void init_fl_uart(void);
 extern void init_fl_csi(void);
  int n;
  int pulse;
  SRMK0 = true;
  UARTE0 = false;
  switch (fl_if){
       case FLIF_CSI:
                               pulse = PULSE_CSI; break;
        case FLIF_UART:
             switch(UseTgCLK){
                  case TGCLK_X1: pulse = PULSE_UART;
                                                       break;
                  case TGCLK_EXCLK: pulse = PULSE_UART_EX;
                                                             break;
                  case TGCLK_INT_OSC: pulse = PULSE_UART_INT_OSC;
  break;
             }
  }
  pFL_RES
                 = low; // RESET = low
  pmFL_FLMD0 = PM_OUT; // FLMD0 = output mode
  pFL_FLMD0 = low;
  FL_VDD_HI();
                       // VDD = high
  fl_wait(tDP);
                       // wait
  pFL_FLMD0 = hi;
                      // FLMD0 = high
  fl_wait(tPR);
                       // wait
  pFL_RES
                 = hi; // RESET = high
  start_flto(fl_if == FLIF_CSI ? tRC : tR1); // start "tRC" wait timer
  fl_wait((tRP+tRPE)/2);
  if (fl_if == FLIF_UART) {
                          // Initialize UART h.w.(for Flash device
        init_fl_uart();
control)
       UARTE0 = true;
       SRIF0 = false;
        SRMK0 = false;
  }
  else{
                           // Initialize CSI h.w.
        init_fl_csi();
  }
```

}

#### 2.5 Selecting Serial Communication Mode

The communication mode is determined by inputting a pulse to the FLMD0 pin in the 78K0/Lx3 after reset release to set the flash memory programming mode.

The high- and low-levels of the FLMD0 pulse are  $V_{\text{DD}}$  and GND, respectively.

The following table shows the relationship between the number of FLMD0 pulses (pulse counts) and communication modes that can be selected with the 78K0/Lx3.

Table 2-3. Relationship Between FLMD0 Pluse Counts and Communication Modes

Communication Mode	FLMD0 Pulse Counts	Port Used for Communication
UART (UART6)	0 (when X1 clock (fx) is used)	TxD6 (P112), RxD6 (P113)
	3 (when external main system clock (fexclk) is used)	
	5 (when internal high-speed oscillation clock (fRH) is used)	
3-wire serial I/O (CSI10) Note	8	SO10 (P13), SI10 (P12), SCK10 (P11)
Setting prohibited	Others	_

Note In the 78K0/LC3, this communication mode is not supported.

#### 2.6 UART Communication Mode

The RxD and TxD pins are used for UART communication. The communication conditions are as shown below.

Item	Description
Baud rate	Communication is performed at 9,600 bps until the Oscillating Frequency Set command is transmitted. After the status frame is received, the communication rate is switched to 115,200 bps. After that, the communication rate is fixed to 115,200 bps.
Parity bit	None
Data length	8 bits (LSB first)
Stop bit	1 bit

Table 2-4. UART Communication Conditions

The programmer always operates as the master device during CSI communication, so the programmer must check whether the processing by the 78K0/Lx3, such as writing or erasing, is normally completed. On the other hand, the status of the master and slave is occasionally exchanged during UART communication, so communication at the optimum timing is possible.

#### Caution Set the same baud rate to the master and slave devices when performing UART communication.

#### 2.7 3-Wire Serial I/O Communication Mode (CSI)

The  $\overline{SCK}$ , SO and SI pins are used for CSI communication. The programmer always operates as the master device, so communication may not be performed normally if data is transmitted via the  $\overline{SCK}$  pin while the 78K0/Lx3 is not ready for transmission/reception.

The communication data format is MSB-first, in 8-bit units. Keep the clock frequency 2.5 MHz or lower.


#### 2.8 Shutting Down Target Power Supply

After each command execution is completed, shut down the power supply to the target after setting the RESET pin to low level, as shown below.

Set other pins to Hi-Z when shutting down the power supply to the target.

### Caution Shutting down the power supply and inputting a reset during command processing are prohibited.

Figure 2-7. Timing for Terminating Flash Memory Programming Mode



#### 2.9 Manipulation of Flash Memory

The flash memory incorporated in the 78K0/Lx3 has functions to manipulate the flash memory, as listed in Table 2-5. The programmer transmits commands to control these functions to the 78K0/Lx3, and checks the response status sent from the 78K0/Lx3, to manipulate the flash memory.

Classification	Function Name	Description	
Erase	Chip erase	Erases the entire flash memory area. Clears the security flag.	
	Block erase	Erases a specified block in the flash memory.	
Write	Write	Writes data to a specified area in the flash memory.	
Verify	Verify	Compares data acquired from a specified address in the flash memory with data transmitted from the programmer, on the 78K0/Lx3 side.	
Blank check	Block blank check	Checks the erase status of a specified area in the flash memory.	
Information	Silicon signature acquisition	Acquires writing protocol information.	
acquisition	Version acquisition	Acquires version information of the 78K0/Lx3 and firmware.	
	Status acquisition	Acquires the current operating status.	
	Checksum acquisition	Acquires checksum data of a specified area.	
Security	Security setting	Sets security information.	
Other	Reset	Detects synchronization in communication.	

Table 2-5.	List of Flash	Memory	/ Manipulati	ng Functions
		Michiol	y manpalati	ng i unouono

#### 2.10 Command List

The commands used by the programmer and their functions are listed below.

Command Number	Command Name	Function	
70H	Status	Acquires the current operating status (status data).	
00H	Reset	Detects synchronization in communication.	
90H	Oscillating Frequency Set	Specifies the oscillation frequency of the 78K0/Lx3.	
20H	Chip Erase	Erases the entire flash memory area.	
22H	Block Erase	Erases a specified area in the flash memory.	
40H	Programming	Writes data to a specified area in the flash memory.	
13H	Verify	Compares the contents in a specified area in the flash memory with data transmitted from the programmer.	
32H	Block Blank Check	Checks the erase status of a specified block in the flash memory	
СОН	Silicon Signature	Acquires 78K0/Lx3 information (part number, flash memory configuration, etc.).	
C5H	Version Get	Acquires version information of the 78K0/Lx3 and firmware.	
B0H	Checksum	Acquires checksum data of a specified area.	
A0H	Security Set	Sets security information.	

Table 2-6. L	List of Commands	Transmitted from	Programmer to 78K	0/Lx3
--------------	------------------	------------------	-------------------	-------

#### 2.11 Status List

The following table lists the status codes the programmer receives from the 78K0/Lx3.

	Table 2-7.	Status	Code	List
--	------------	--------	------	------

Status Code	Status	Description	
04H	Command number error	Error returned if a command not supported is received	
05H	05H Parameter error Error returned if command information (parameter) is invalid		
06H Normal acknowledgment Normal acknowledgment (ACK)		Normal acknowledgment	
07H	Checksum error	Error returned if data in a frame transmitted from the programmer is abnormal	
0FH	Verify error	Error returned if a verify error has occurred upon verifying data transmitter from the programmer	
10H	Protect error	Error returned if an attempt is made to execute processing that is prohibited by the Security Set command	
15H	Negative acknowledgment (NACK)	Negative acknowledgment	
1AH	MRG10 error	Erase verify error	
1BH	MRG11 error	Internal verify error or blank check error during data write	
1CH	Write error	Write error	
20H	20H Read error Error returned when reading of security information failed		
FFH	Processing in progress (BUSY)	Busy response <sup>Note</sup>	

**Note** During CSI communication, 1-byte "FFH" may be transmitted, as well as "FFH" as the data frame format.

Reception of a checksum error or NACK is treated as an immediate abnormal end in this manual. When a dedicated programmer is developed, however, the processing may be retried without problem from the wait immediately before transmission of the command that results a checksum error or NACK. In this event, limiting the retry count is recommended for preventing infinite repetition of the retry operation.

Although not listed in the above table, if a time-out error (BUSY time-out or time-out in data frame reception during UART communication) occurs, it is recommended to shutdown the power supply to the 78K0/Lx3 (refer to **2.8 Shutting Down Target Power Supply**) and then connect the power supply again.

#### **CHAPTER 3 BASIC PROGRAMMER OPERATION**

Figure 3-1 illustrates the general command execution flow when flash memory rewriting is performed with the programmer.




Figure 3-1. General Command Execution Flow at Flash Memory Rewriting

- **Note** In the 78K0/Lx3, execution of this command is not necessary when writing to the flash memory during CSI communication mode or UART communication mode with high-speed internal oscillation clock (fRH).
- Remark The Verify command and Checksum command can also be supported.

#### CHAPTER 4 COMMAND/DATA FRAME FORMAT

The programmer uses the command frame to transmit commands to the 78K0/Lx3. The 78K0/Lx3 uses the data frame to transmit write data or verify data to the programmer. A header, footer, data length information, and checksum are appended to each frame to enhance the reliability of the transferred data.

The following shows the format of a command frame and data frame.

Ī	SOH	LEN	COM	Command information (variable length)	SUM	ETX
	(1 byte)	(1 byte)	(1 byte)	(Max. 255 bytes)	(1 byte)	(1 byte)

#### Figure 4-2. Data Frame Format

STX	LEN	Data (variable length)	SUM	ETX or ETB
(1 byte)	(1 byte)	(Max. 256 bytes)	(1 byte)	(1 byte)

Symbol	Value	Description							
SOH	01H	Command frame header							
STX	02H	a frame header							
LEN	-	Data length information (00H indicates 256).Command frame:COM + command information lengthData frame:Data field length							
СОМ	-	Command number							
SUM	_	Checksum data for a frame Obtained by sequentially subtracting all of calculation target data from the initial value (00H) in 1-byte units (borrow is ignored). The calculation targets are as follows. Command frame: LEN + COM + all of command information Data frame: LEN + all of data							
ETB	17H	Footer of data frame other than the last frame							
ETX	03H	Command frame footer, or footer of last data frame							

#### Table 4-1. Description of Symbols in Each Frame

The following shows examples of calculating the checksum (SUM) for a frame.

#### [Command frame]

No command information is included in the following example of a Status command frame, so LEN and COM are targets of checksum calculation.

SOH	LEN	СОМ	SUM	ETX
01H	01H	70H	Checksum	03H
	Checksum cale	culation targets		

For this command frame, checksum data is obtained as follows.

00H (initial value) - 01H (LEN) - 70H (COM) = 8FH (Borrow ignored. Lower 8 bits only.)

The command frame finally transmitted is as follows.

SOH	LEN	COM	SUM	ETX
01H	01H	70H	8FH	03H

#### [Data frame]

To transmit a data frame as shown below, LEN and D1 to D4 are targets of checksum calculation.

STX	LEN	D1	D2	D3	D4	SUM	ETX
02H	04H	FFH	80H	40H	22H	Checksum	03H
checksum calculation targets							

For this data frame, checksum data is obtained as follows.

00H (initial value) - 04H (LEN) - FFH (D1) - 80H (D2) - 40H (D3) - 22H (D4)

= 1BH (Borrow ignored. Lower 8 bits only.)

The data frame finally transmitted is as follows.

STX	LEN	D1	D2	D3	D4	SUM	ETX
02H	04H	FFH	80H	40H	22H	1BH	03H

When a data frame is received, the checksum data is calculated in the same manner, and the obtained value is used to detect a checksum error by judging whether the value is the same as that stored in the SUM field of the receive data. When a data frame as shown below is received, for example, a checksum error is detected.

STX	LEN	D1	D2	D3	D4	SUM	ETX
02H	04H	FFH	80H	40H	22H	1AH	03H

 $\uparrow$  Should be 1BH, if normal

# 4.1 Command Frame Transmission Processing

Read the following chapters for details on flowcharts of command processing to transmit command frames, for each communication mode.

- For the UART communication mode, read 6.1 Flowchart of Command Frame Transmission Processing.
- For the 3-wire serial I/O communication mode (CSI), read 7.1 Flowchart of Command Frame Transmission Processing.

# 4.2 Data Frame Transmission Processing

The write data frame (user program), verify data frame (user program), and security data frame (security flag) are transmitted as a data frame.

Read the following chapters for details on flowcharts of command processing to transmit data frames, for each communication mode.

- For the UART communication mode, read 6.2 Flowchart of Data Frame Transmission Processing.
- For the 3-wire serial I/O communication mode (CSI), read 7.2 Flowchart of Data Frame Transmission Processing.

# 4.3 Data Frame Reception Processing

The status frame, silicon signature data frame, version data frame, and checksum data frame are received as a data frame.

Read the following chapters for details on flowcharts of command processing to receive data frames, for each communication mode.

- For the UART communication mode, read 6.3 Flowchart of Data Frame Reception Processing.
- For the 3-wire serial I/O communication mode (CSI), read **7.3** Flowchart of Data Frame Reception Processing.

# CHAPTER 5 DESCRIPTION OF COMMAND PROCESSING

# 5.1 Status Command

#### 5.1.1 Description

This command is used to check the operation status of the 78K0/Lx3 after issuance of each command such as write or erase.

After the Status command is issued, if the Status command frame cannot be received normally in the 78K0/Lx3 due to problems based on communication or the like, the status setting will not performed in the 78K0/Lx3. As a result, a busy response (FFH), not the status frame, may be received. In such a case, retry the Status command.

#### 5.1.2 Command frame and status frame

Figure 5-1 shows the format of a command frame for the Status command, and Figure 5-2 shows the status frame for the command.

SOH	LEN	СОМ	SUM	ETX
01H	01H	70H (Status)	Checksum	03H

# Figure 5-1. Status Command Frame (from Programmer to 78K0/Lx3)

#### Figure 5-2. Status Frame for Status Command (from 78K0/Lx3 to Programmer)

STX	LEN	Data			SUM	ETX
02H	n	ST1		STn	Checksum	03H

### Remarks 1. ST1 to STn: Status #1 to Status #n

2. The length of a status frame varies according to each command (such as write or erase) to be transmitted to the 78K0/Lx3.

Read the following chapters for details on flowcharts of processing sequences between the programmer and the 78K0/Lx3, flowcharts of command processing, and sample programs for each communication mode.

- The Status command is not used in the UART communication mode.
- For the 3-wire serial I/O communication mode (CSI), read 7.4 Status Command.
- Caution After each command such as write or erase is transmitted in UART communication, the 78K0/Lx3 automatically returns the status frame within a specified time. The Status command is therefore not used.

If the Status command is transmitted in UART communication, the Command Number Error is returned.

# 5.2 Reset Command

## 5.2.1 Description

This command is used to check the establishment of communication between the programmer and the 78K0/Lx3 after the communication mode is set.

When UART is selected as the mode for communication with the 78K0/Lx3, the same baud rate must be set in the programmer and 78K0/Lx3. However, the 78K0/Lx3 cannot detect its own baud rate generation clock (fx or fEXCLK) frequency so the baud rate cannot be set. It makes detection of the baud rate generation clock frequency in the 78K0/Lx3 possible by sending "00H" twice at 9,600 bps from the programmer, measuring the low-level width of "00H", and then calculating the average of two sent signals. The baud rate can consequently be set, which enables synchronous detection in communication.

#### 5.2.2 Command frame and status frame

Figure 5-3 shows the format of a command frame for the Reset command, and Figure 5-4 shows the status frame for the command.

SOH	LEN	СОМ	SUM	ETX
01H	01H	00H (Reset)	Checksum	03H

Figure 5-3. Reset Command Frame (from Programmer to 78K0/Lx3)

#### Figure 5-4. Status Frame for Reset Command (from 78K0/Lx3 to Programmer)

STX	LEN	Data	SUM	ETX
02H	1	ST1	Checksum	03H

Remark ST1: Synchronization detection result

- For the UART communication mode, read 6.4 Reset Command.
- For the 3-wire serial I/O communication mode (CSI), read 7.5 Reset Command.

# 5.3 Baud Rate Set Command

The 78K0/Lx3 does not support the Baud Rate Set command.

With the 78K0/Lx3, UART communication is performed at 9,600 bps until the Oscillating Frequency Set command is transmitted.

After the status frame is received, the communication rate is switched to 115,200 bps. After that, the communication rate is fixed to 115,200 bps.

# 5.4 Oscillating Frequency Set Command

## 5.4.1 Description

This command is used to specify the frequency of fx or fEXCLK during UART communication.

The 78K0/Lx3 uses the frequency data in the received packet to realize the baud rate of 115,200 bps.

Execution of this command is not necessary during CSI communication or UART communication with high-speed internal oscillation clock (fRH) (if execution of this command is required during CSI communication according to the programmer specifications, set the frequency to 8 MHz).

# Caution With the 78K0/Lx3, UART communication is performed at 9,600 bps until the Oscillating Frequency Set command is transmitted.

After the status frame is received, the communication rate is switched to 115,200 bps. After that, the communication rate is fixed to 115,200 bps.

#### 5.4.2 Command frame and status frame

Figure 5-5 shows the format of a command frame for the Oscillating Frequency Set command, and Figure 5-6 shows the status frame for the command.

SOH	LEN	СОМ	Command Information		SUM	ETX		
01H	05H	90H (Oscillating Frequency Set)	D01	D02	D03	D04	Checksum	03H

**Remark**D01 to D04:Oscillation frequency =  $(D01 \times 0.1 + D02 \times 0.01 + D03 \times 0.001) \times 10^{D04}$  (Unit: kHz)Settings can be made from 10 kHz to 100 MHz, but set the value according to the<br/>specifications of each device when actually transmitting the command.<br/>D01 to D03 hold unpacked BCDs, and D04 holds a signed integer.

Setting example:	To set 6 MHz
	D01 = 06H
	D02 = 00H
	D03 = 00H
	D04 = 04H
	Oscillation frequency = $6 \times 0.1 \times 10^4$ = 6,000 kHz = 6 MHz
Setting example:	To set 10 MHz
	D01 = 01H
	D02 = 00H
	D03 = 00H
	D04 = 05H
	Oscillation frequency = $1 \times 0.1 \times 10^5$ = 10,000 kHz = 10 MHz

## Figure 5-6. Status Frame for Oscillating Frequency Set Command (from 78K0/Lx3 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Oscillation frequency setting result

- For the UART communication mode, read 6.5 Oscillating Frequency Set Command.
- For the 3-wire serial I/O communication mode (CSI), read 7.6 Oscillating Frequency Set Command.

# 5.5 Chip Erase Command

# 5.5.1 Description

This command is used to erase the entire contents of the flash memory. In addition, all of the information that is set by security setting processing can be initialized by chip erase processing, as long as Chip Erase command is not impossible by the security setting (see **5.13 Security Set Command**).

# 5.5.2 Command frame and status frame


Figure 5-7 shows the format of a command frame for the Chip Erase command, and Figure 5-8 shows the status frame for the command.

## Figure 5-7. Chip Erase Command Frame (from Programmer to 78K0/Lx3)

SOH	LEN	COM	SUM	ETX
01H	01H	20H (Chip Erase)	Checksum	03H

# Figure 5-8. Status Frame for Chip Erase Command (from 78K0/Lx3 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H



- For the UART communication mode, read 6.6 Chip Erase Command.
- For the 3-wire serial I/O communication mode (CSI), read 7.7 Chip Erase Command.

# 5.6 Block Erase Command

# 5.6.1 Description

This command is used to erase the contents of blocks with the specified number in the flash memory, as long as erasure is not prohibited by the security setting (see **5.13 Security Set Command**).

# 5.6.2 Command frame and status frame

Figure 5-9 shows the format of a command frame for the Block Erase command, and Figure 5-10 shows the status frame for the command.

Eiguro 5-0	<b>Block Erase</b>	Command	Eramo (	from D	rogrommor t	$\sim 79 K 0 / (1 \times 2)$
i igule 5-9.	DIOCK LIASE	Commanu	I Tame (		rogrammer t	

SOH	LEN	СОМ	Command Information SUM ETX
01H	07H	22H (Block Erase)	SAHSAMSALEAHEAMEAL Checksum 03H

Remark SAH, SAM, SAL: Block erase start address (start address of any block)

SAH: Start address, high (bits 23 to 16)

SAM: Start address, middle (bits 15 to 8)

SAL: Start address, low (bits 7 to 0)

EAH, EAM, EAL: Block erase end address (last address of any block)

EAH: End address, high (bits 23 to 16)

EAM: End address, middle (bits 15 to 8)

EAL: End address, low (bits 7 to 0)

Figure 5-12. Status Frame for Block Erase Command (from 78K0/Lx3 to Programmer)
---

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Block erase result

- For the UART communication mode, read 6.7 Block Erase Command.
- For the 3-wire serial I/O communication mode (CSI), read 7.8 Block Erase Command.

# 5.7 Programming Command

# 5.7.1 Description

This command is used to transmit data by the number of written bytes after the write start address and the write end address are transmitted. This command then writes the user program to the flash memory and verifies it internally.

The write start/end address can be set only in the block start/end address units.

If both of the status frames (ST1 and ST2) after the last data transmission indicate ACK, the 78K0/Lx3 firmware automatically executes internal verify. Therefore, the Status command for this internal verify must be transmitted.

#### 5.7.2 Command frame and status frame

Figure 5-11 shows the format of a command frame for the Programming command, and Figure 5-12 shows the status frame for the command.

Figure 5-11.	Programming	<b>Command Frame</b>	(from Programmer	to 78K0/Lx3)

SOH	LEN	СОМ		С	ommand	Informatio	on		SUM	ETX
01H	07H	40H (Programming)	SAH	SAM	SAL	EAH	EAM	EAL	Checksum	03H

Remark SAH, SAM, SAL: Write start addresses

EAH, EAM, EAL: Write end addresses

#### Figure 5-12. Status Frame for Programming Command (from 78K0/Lx3 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (a)	Checksum	03H

**Remark** ST1 (a): Command reception result

## 5.7.3 Data frame and status frame

Figure 5-13 shows the format of a frame that includes data to be written, and Figure 5-14 shows the status frame for the data.

Figure 5-13. Data Frame to Be Written (from Programmer to 78K0/Lx3)

STX	LEN	Data	SUM	ETX/ETB
02H	00H to FFH (00H = 256)	Write Data	Checksum	03H/17H

Remark Write Data: User program to be written

Figure 5-14. Status Frame for Data Frame (from 78K0/Lx3 to Programmer)

STX	LEN	Da	ata	SUM	ETX
02H	02H	ST1 (b)	ST2 (b)	Checksum	03H

Remark ST1 (b): Data reception check result ST2 (b): Write result

# 5.7.4 Completion of transferring all data and status frame

Figure 5-15 shows the status frame after transfer of all data is completed.

# Figure 5-15. Status Frame After Completion of Transferring All Data (from 78K0/Lx3 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (c)	Checksum	03H

Remark ST1 (c): Internal verify result	Remark	ST1 (	c): Internal	verify result
--	--------	-------	--------------	---------------

- For the UART communication mode, read 6.8 Programming Command.
- For the 3-wire serial I/O communication mode (CSI), read 7.9 Programming Command.

# 5.8 Verify Command

# 5.8.1 Description

This command is used to compare the data transmitted from the programmer with the data read from the 78K0/Lx3 (read level) in the specified address range, and check whether they match.

The verify start/end address can be set only in the block start/end address units.

# 5.8.2 Command frame and status frame

Figure 5-16 shows the format of a command frame for the Verify command, and Figure 5-17 shows the status frame for the command.

SOH	LEN	COM		С	ommand	Informatio	on		SUM	ETX
01H	07H	13H (Verify)	SAH	SAM	SAL	EAH	EAM	EAL	Checksum	03H

Remark SAH, SAM, SAL: Verify start addresses

EAH, EAM, EAL: Verify end addresses

# Figure 5-17. Status Frame for Verify Command (from 78K0/Lx3 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (a)	Checksum	03H

Remark	ST1 (a):	Command rec	eption result
--------	----------	-------------	---------------

## 5.8.3 Data frame and status frame

Figure 5-18 shows the format of a frame that includes data to be verified, and Figure 5-19 shows the status frame for the data.

Figure 5-18. Data Frame of Data to Be Verified (from Programmer to 78K0/Lx3)

STX	LEN	Data	SUM	ETX/ETB
02H	00H to FFH (00H = 256)	Verifv data	Checksum	03H/17H

Remark Verify Data: User program to be verified

Figure 5-19. Status Frame for Data Frame (from 78K0/Lx3 to Programmer)	Figure 5-19.	Status Frame for Data	a Frame (from	78K0/Lx3 to P	rogrammer)
--	--------------	-----------------------	---------------	---------------	------------

STX	LEN	Da	ata	SUM	ETX
02H	02H	ST1 (b)	ST2 (b)	Checksum	03H

Remark ST1 (b): Data reception check result ST2 (b): Verify result<sup>Note</sup>

**Note** Even if a verify error occurs in the specified address range, ACK is always returned as the verify result. The status of all verify errors are reflected in the verify result for the last data. Therefore, the occurrence of verify errors can be checked only when all the verify processing for the specified address range is completed.

- For the UART communication mode, read 6.9 Verify Command.
- For the 3-wire serial I/O communication mode (CSI), read 7.10 Verify Command.

# 5.9 Block Blank Check Command

### 5.9.1 Description

This command is used to check if a block in the flash memory, with a specified block number, is blank (erased state).

A block can be specified with the start address of the blank check start block and the last address of the blank check end block. Successive multiple blocks can be specified.

## 5.9.2 Command frame and status frame

Figure 5-20 shows the format of a command frame for the Block Blank Check command, and Figure 5-21 shows the status frame for the command.

Figure 5-20. Block Blank Check Command Frame (from Programmer to 78K0/Lx3)

SOH	LEN	COM	C	omma	nd Inf	orma	ation		SUM	ETX
01H	07H	32H (Block Blank Check)	SAH	SAM	SAL	EAH	EAM	EAL	Checksum	03H

Remark SAH, SAM, SAL: Block blank check start address (start address of any block)

		SAH:	Start address, high (bits 23 to 16)
		SAM:	Start address, middle (bits 15 to 8)
		SAL:	Start address, low (bits 7 to 0)
	EAH, EAM, EAL:	Block	blank check end address (last address of any block)
		EAH:	End address, high (bits 23 to 16)
		EAM:	End address, middle (bits 15 to 8)
		EAL:	End address, low (bits 7 to 0)

Figure 5-21.	Status Frame	for Block Blank	Check Commai	nd (from	78K0/Lx3 to Program	nmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Block blank check result

- For the UART communication mode, read 6.10 Block Blank Check Command.
- For the 3-wire serial I/O communication mode (CSI), read 7.11 Block Blank Check Command.

# 5.10 Silicon Signature Command

# 5.10.1 Description

This command is used to read the write protocol information (silicon signature) of the device.

If the programmer supports a programming protocol that is not supported in the 78K0/Lx3, for example, execute this command to select an appropriate protocol in accordance with the values of the second and third bytes.

# 5.10.2 Command frame and status frame

Figure 5-22 shows the format of a command frame for the Silicon Signature command, and Figure 5-23 shows the status frame for the command.

Figure 5-22. Silicon Signature Command Frame (from Programmer to 78K0/Lx3)

SOH	LEN	СОМ	SUM	ETX
01H	01H	C0H (Silicon Signature)	Checksum	03H

## Figure 5-23. Status Frame for Silicon Signature Command (from 78K0/Lx3 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Command reception result

## 5.10.3 Silicon signature data frame

Figure 5-24 shows the format of a frame that includes silicon signature data.

## Figure 5-24. Silicon Signature Data Frame (from 78K0/Lx3 to Programmer)

STX	LEN				Da	ata				SUM	ETX
02H	n	VEN	MET	MSC	DEC	END	DEV	SCF	BOT	Checksum	03H

# Remarks 1. n (LEN): Data length

- VEN: Vendor code (NEC: 10H)
- MET: Extension code
- MSC: Function code
- DEC: Device extension code
- END: Internal flash memory last address
- DEV: Device name ( $\mu$ PDxx)
- SCF: Security flag information
- BOT: Boot block number (fixed to 03H)
- **2.** For above data frames except boot block number (BOT), the lower 7 bits are used as data entity, and the highest bit is used as an odd parity. The following shows an example.

Field	Contents	Length (Byte)	Example of S	ilicon Signature Data <sup>Note 1</sup>	Actual Value	Parity
VEN	Vendor code (NEC)	1	10H	(00010000B)	10H	Added
MET	Extension code (fixed in 78K0/Lx3)	1	7FH	(01111111B)	7FH	Added
MSC	Function information (fixed in 78K0/Lx3)	1	04H	(00000100B)	04H	Added
DEC	Device extension code (fixed in 78K0/Lx3)	1	BCH	(10111100B)	ЗСН	Added
END	Internal flash memory last address	3	7FH	(01111111B)	005FFFH	Added <sup>Note 2</sup>
	(extracted from the lower bytes)		BFH	(11011111B)		
			01H	(0000001B)		
DEV	Device name	10	C4H	(11000100B)	'D'	Added
			37H	(00110111B)	'7'	
			38H	(00111000B)	'8'	
			46H	(01000110B)	'F'	
			B0H	(10110000B)	'0'	
			34H	(00110100B)	'4'	
			38H	(00111000B)	'8'	
			32H	(00110010B)	'2'	
			20H	(0010000B)	6.9	
			20H	(0010000B)	6.9	
SCF	Security flag information	1		Any	Any	Added <sup>Note 3</sup>
BOT	The last block number of the boot block cluster (fixed)	1	03H	(00000011B)	03H	Not added

Table 5-1. Example of Silicor	Signature Data (In Case of	/PD78E0482 (78K0/LE3))
Table 5-1. Example of Silicor	i Signature Data (ili Case Ol	$\mu$ FD10F0402 (10K0/LF3))

Notes 1. 0 and 1 are odd parities (the values to adjust the number of "1" to be the odd number in a byte)

2. The parity calculation for the END field is performed as follows (when the last address is 005FFFH)

<1> The END field is divided in 7-bit units from the lower digit (the higher 3 bits are discarded).

0 0 5 F F F 00000000 01011111 1111111  $\downarrow$ 000 0000001 0111111 1111111

<2> The odd parity bit is appended to the highest bit.

p0000001 p01111111 p1111111 (p = odd parity bit) = 0000001 10111111 01111111 = 01 BF 7F

<3> The order of the higher, middle, and lower bytes is reversed, as follows. 7F BF 01 The following shows the procedure to translate the values in the END field that has been sent from the microcontroller to the actual address.

<1> The order of the higher, middle, and lower bytes is reversed, as follows.

```
7F BF 01
↓
01 BF 7F
```

<2> Checks that the number of "1" is odd in each byte (this can be performed at another timing).

<3> The parity bit is removed and a 3-bit 0 is added to the highest bit.

```
01 BF 7F

↓

00000001 10111111 01111111

↓

0000001 0111111 111111

↓

000 0000001 0111111 111111
```

<4> The values are translated into groups in 8-bit units.

```
0000000010111111111111

↓

00000000 01011111 1111111

↓

= 0 0 5 F F F
```

If "7F BF 01" is given to the END field, the actual last address is consequently 005FFFH.

**Note 3.** When security flag information is set using the Security Set command, the highest bit is fixed to "1". If the security flag information is read using the Silicon Signature command, however, the highest bit is the odd parity.

- For the UART communication mode, read 6.11 Silicon Signature Command.
- For the 3-wire serial I/O communication mode (CSI), read 7.12 Silicon Signature Command.

# 5.10.4 78K0/Lx3 silicon signature list

Item	Description	Length (Bytes)	Data (Hex)
Vendor code	NEC	1	10
Extension code	Extension code	1	7F
Function code	Function information	1	04
Device information	Device information	1	BC
Internal flash memory last address	(7-bit data + odd parity bit) × 3	3	Note 1
Device name (µPDxx)	78F0400/78F0401/78F0402/78F0403	10	Note 2
	78F0410/78F0411/78F0412/78F0413		
	78F0420/78F0421/78F0422/78F0423		
	78F0430/78F0431/78F0432/78F0433		
	78F0441/78F0442/78F0443/78F0444/78F0445		
	78F0451/78F0452/78F0453/78F0454/78F0455		
	78F0461/78F0462/78F0463/78F0464/78F0465		
	78F0471/78F0472/78F0473/78F0474/78F0475		
	78F0481/78F0482/78F0483/78F0484/78F0485		
	78F0491/78F0492/78F0493/78F0494/78F0495		
Security flag information	Security flag information	1	Any
Boot block number	The last block number of the boot cluster that is currently selected	1	03

# Table 5-2. 78K0/Lx3 Silicon Signature Data List

# **Notes 1.** List of internal flash memory last addresses

Item	Description	Length (Bytes)	Data (Hex)
Internal flash memory	8 KB (1FFFH)	3	7FBF80
last address	16 KB (3FFFH)		7F7F80
	24 KB (5FFFH)		7FBF01
	32 KB (7FFFH)		7F7F01
	48 KB (BFFFH)		7F7F02
	60 KB (EFFFH)		7FDF83

(The following shows Note 2.)

# **Notes 2.** The device names are listed below.

Device name list (	(1/12)
--------------------	--------

Item	Description	Length (Bytes)	Actual Value
Device name	D78F0400	10	C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B0 = '0'
			B0 = '0'
			20 = ' '
		-	20 = ' '
	D78F0410		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			31 = '1'
			B0 = '0'
			20 = ' '
		-	20 = ' '
	D78F0420		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			32 = '2'
			B0 = '0'
			20 = ' '
		-	20 = ' '
	D78F0430		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B3 = '3'
			B0 = '0'
			20 = ' '
			20 = ' '

Item	Description	Length (Bytes)	Actual Value
Device name	D78F0401	10	C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B0 = '0'
			31 = '1'
			20 = ' '
			20 = ' '
	D78F0411		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			31 = '1'
			31 = '1'
			20 = ' '
			20 = ' '
	D78F0421		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			32 = '2'
			31 = '1'
			20 = ' '
			20 = ' '
	D78F0431		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B3 = '3'
			31 = '1'
			20 = ' '
			20 = ' '

Device name list (2/12)

Device name list (3/12)	Device	name	list (	(3/12)
-------------------------	--------	------	--------	--------

Item	Description	Length (Bytes)	Actual Value
Device name	D78F0441	10	C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			34 = '4'
			31 = '1'
			20 = ' '
			20 = ' '
	D78F0451		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B5 = '5'
			31 = '1'
			20 = ' '
			20 = ' '
	D78F0461		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B6 = '6'
			31 = '1'
			20 = ' '
			20 = ' '
	D78F0471		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			37 = '7'
			31 = '1'
			20 = ' '
			20 = ' '

Item	Description	Length (Bytes)	Actual Value
Device name	D78F0481	10	C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			38 = '8'
			31 = '1'
			20 = ' '
			20 = ' '
	D78F0491		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B9 = '9'
			31 = '1'
			20 = ' '
			20 = ' '
	D78F0402		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B0 = '0'
			32 = '2'
			20 = ' '
			20 = ' '
	D78F0412		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			31 = '1'
			32 = '2'
			20 = ' '
			20 = ' '

Device name list (4/12)

Item	Description	Length (Bytes)	Actual Value
Device name	D78F0422	10	C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			32 = '2'
			32 = '2'
			20 = ' '
			20 = ' '
	D78F0432		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B3 = '3'
			32 = '2'
			20 = ' '
			20 = ' '
	D78F0442		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			34 = '4'
			32 = '2'
			20 = ' '
			20 = ' '
	D78F0452		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B5 = '5'
			32 = '2'
			20 = ' '
			20 = ' '

Item	Description	Length (Bytes)	Actual Value
Device name	D78F0462	10	C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B6 = '6'
			32 = '2'
			20 = ' '
			20 = ' '
	D78F0472		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			37 = '7'
			32 = '2'
			20 = ' '
			20 = ' '
	D78F0482		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			38 = '8'
			32 = '2'
			20 = ' '
			20 = ' '
	D78F0492		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B9 = '9'
			32 = '2'
			20 = ' '
			20 = ' '

Device name list (6/12)

Item	Description	Length (Bytes)	Actual Value
Device name	D78F0403	10	C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B0 = '0'
			B3 = '3'
			20 = ' '
			20 = ' '
	D78F0413		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			31 = '1'
			B3 = '3'
			20 = ' '
			20 = ' '
	D78F0423		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			32 = '2'
			B3 = '3'
			20 = ' '
			20 = ' '
	D78F0433		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B3 = '3'
			B3 = '3'
			20 = ' '
			20 = ' '

Item	Description	Length (Bytes)	Actual Value
Device name	D78F0443	10	C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			34 = '4'
			B3 = '3'
			20 = ' '
			20 = ' '
	D78F0453		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B5 = '5'
			B3 = '3'
			20 = ' '
			20 = ' '
	D78F0463		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B6 = '6'
			B3 = '3'
			20 = ' '
			20 = ' '
	D78F0473		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			$34 = 4^{\circ}$
			37 = '7'
			B3 = '3'
			20 = ' '
			20 = ' '

Device name list (8/12)

Device name list (9/12)	Device name	list	(9/12)	
-------------------------	-------------	------	--------	--

Item	Description	Length (Bytes)	Actual Value
Device name	D78F0483	10	C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			38 = '8'
			B3 = '3'
			20 = ' '
			20 = ' '
	D78F0493		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B9 = '9'
			B3 = '3'
			20 = ' '
			20 = ' '
	D78F0444		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			34 = '4'
			34 = '4'
			20 = ' '
			20 = ' '
	D78F0454		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B5 = '5'
			34 = '4'
			20 = ' '
			20 = ' '

Item	Description	Length (Bytes)	Actual Value
Device name	D78F0464	10	C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B6 = '6'
			34 = '4'
			20 = ' '
			20 = ' '
	D78F0474		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			37 = '7'
			34 = '4'
			20 = ' '
			20 = ' '
	D78F0484		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			38 = '8'
			34 = '4'
			20 = ' '
			20 = ' '
	D78F0494		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B9 = '9'
			34 = '4'
			20 = ' '
			20 = ' '

Device name list (10/12)

D	evice	name	list	(11/12)

Item	Description	Length (Bytes)	Actual Value
Device name	D78F0445	10	C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			34 = '4'
			B5 = '5'
			20 = ' '
		_	20 = ' '
	D78F0455		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B5 = '5'
			B5 = '5'
			20 = ' '
			20 = ' '
	D78F0465		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			B6 = '6'
			B5 = '5'
			20 = ' '
			20 = ' '
	D78F0475		C4 = 'D'
			37 = '7'
			38 = '8'
			46 = 'F'
			B0 = '0'
			34 = '4'
			37 = '7'
			B5 = '5'
			20 = ' '
			20 = ' '

ltem	Description	Length (Bytes)	Actual Value
Device name	D78F0485	10	C4 = 'D' 37 = '7' 38 = '8' 46 = 'F' B0 = '0' 34 = '4' 38 = '8' B5 = '5'
	D78F0495		20 = ' ' 20 = ' ' 20 = ' ' C4 = 'D' 37 = '7' 38 = '8' 46 = 'F' B0 = '0' 34 = '4' B9 = '9' B5 = '5' 20 = ' ' 20 = ' '

# Device name list (12/12)

# 5.11 Version Get Command

# 5.11.1 Description


This command is used to acquire information on the 78K0/Lx3 device version and firmware version.

The device version value is fixed to 00H.

Use this command when the programming parameters must be changed in accordance with the 78K0/Lx3 firmware version.

# Caution The firmware version may be updated during firmware update that does not affect the change of flash programming parameters (at this time, update of the firmware version is not reported).

Example Firmware version and reprogramming parameters



## 5.11.2 Command frame and status frame

Figure 5-26 shows the format of a command frame for the Version Get command, and Figure 5-27 shows the status frame for the command.

Figure 5-26.	<b>Version Get</b>	Command	Frame (fron	n Programmer t	o 78K0/Lx3)

SOH	LEN	СОМ	SUM	ETX
01H	01H	C5H (Version Get)	Checksum	03H

Figure 5-27. Status Frame for Version Get Command (from 78K0/Lx3 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Command reception result

# 5.11.3 Version data frame

Figure 5-28 shows the data frame of version data.

Figuro 5-28	Version Data	Eramo (f	rom 78K0/L	12 to D	rogrammer)
Figure 5-20.	version Data	i Flaine (I		(3 IU F	rogrammer)

ST		LEN		Data					SUM	ETX
02H	ł	06H	DV1	DV2	DV3	FV1	FV2	FV3	Checksum	03H

**Remark** DV1: Integer of device version (fixed to 00H)

DV2: First decimal place of device version (fixed to 00H)DV3: Second decimal place of device version (fixed to 00H)FV1: Integer of firmware versionFV2: First decimal place of firmware versionFV3: Second decimal place of firmware version

- For the UART communication mode, read 6.12 Version Get Command.
- For the 3-wire serial I/O communication mode (CSI), read 7.13 Version Get Command.

# 5.12 Checksum Command

# 5.12.1 Description

This command is used to acquire the checksum data in the specified area.

For the checksum calculation start/end address, specify a fixed address in block units (1 KB) starting from the top of the flash memory.

Checksum data is obtained by sequentially subtracting data in the specified address range from the initial value (00H) in 1-byte units.

# 5.12.2 Command frame and status frame

Figure 5-29 shows the format of a command frame for the Checksum command, and Figure 5-30 shows the status frame for the command.

Figure 5-29. Checksum Command Frame (from Programmer to 78K0/Lx3)

SOH	LEN	СОМ		Command Information			SUM	ETX		
01H	07H	B0H (Checksum)	SAH	SAM	SAL	EAH	EAM	EAL	Checksum	03H

**Remark** SAH, SAM, SAL: Checksum calculation start addresses EAH, EAM, EAL: Checksum calculation end addresses

Figure 5-30. Status Frame for Checksum Command (from 78K0/Lx3 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Command reception result

## 5.12.3 Checksum data frame

Figure 5-31 shows the format of a frame that includes checksum data.

Figure 5-31. Checksum Data Frame (from 78K0/Lx3 to Programmer)

STX	LEN	Data		SUM	ETX
02H	02H	CK1	CK2	Checksum	03H

**Remark** CK1: Higher 8 bits of checksum data CK2: Lower 8 bits of checksum data

- For the UART communication mode, read 6.13 Checksum Command.
- For the 3-wire serial I/O communication mode (CSI), read 7.14 Checksum Command.

# 5.13 Security Set Command

## 5.13.1 Description

This command is used to perform security settings (enable or disable of write, block erase, chip erase, and boot block rewriting). By performing these settings with this command, rewriting of the flash memory by an unauthorized party can be restricted.

Caution Even after the security setting, additional setting of changing from enable to disable can be performed; however, changing from disable to enable is not possible. If an attempt is made to perform such a setting, a protect error (10H) will occur. If such setting is required, all of the security flags must first be initialized by executing the Chip Erase command (the Block Erase command cannot be used to initialize the security flags).

If chip erase or boot block rewrite has been disabled, however, chip erase itself will be impossible, so the settings cannot be erased from the programmer. Re-confirmation of security setting execution is therefore recommended before disabling chip erase, due to this programmer specification.

#### 5.13.2 Command frame and status frame

Figure 5-32 shows the format of a command frame for the Security Set command, and Figure 5-33 shows the status frame for the command.

The Security Set command frame includes the block number field and page number field but these fields do not have any particular usage, so set these fields to 00H.

#### Figure 5-32. Security Set Command Frame (from Programmer to 78K0/Lx3)

SOH	LEN	СОМ	Com Inforn		SUM	ETX
01H	03H	A0H (Security Set)	00H (fixed)	00H (fixed)	Checksum	03H

#### Figure 5-33. Status Frame for Security Set Command (from 78K0/Lx3 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (a)	Checksum	03H

Remark ST1 (a): Command reception result

### 5.13.3 Data frame and status frame

Figure 5-34 shows the format of a security data frame, and Figure 5-35 shows the status frame for the data.

Figure 5-34. Security Data Frame (from Programmer to 78K0/Lx3)

l	STX	LEN	Data		SUM	ETX
F	02H	02H	FLG	BOT	Checksum	03H

## Remark FLG: Security flag

BOT: Boot cluster last block number (fixed to 03H)

# Figure 5-35. Status Frame for Security Data Writing (from 78K0/Lx3 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (b)	Checksum	03H

Remark ST1 (b): Security data write result

# 5.13.4 Internal verify check and status frame

Figure 5-36 shows the status frame for internal verify check.

## Figure 5-36. Status Frame for Internal Verify Check (from 78K0/Lx3 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (c)	Checksum	03H

Remark ST1 (c): Internal verify result

The following table shows the contents in the security flag field.

# Table 5-3. Contents of Security Flag Field

Item	Contents
Bit 7	Fixed to "1"
Bit 6	
Bit 5	
Bit 4	Boot block rewrite disable flag (1: Enables boot block rewrite, 0: Disable boot block rewrite)
Bit 3	Fixed to "1"
Bit 2	Programming disable flag (1: Enables programming, 0: Disable programming)
Bit 1	Block erase disable flag (1: Enables block erase, 0: Disable block erase)
Bit 0	Chip erase disable flag (1: Enables chip erase, 0: Disable chip erase)

The following table shows the relationship between the security flag field settings and the enable/disable status of each operation.

Operating Mode	Flash M	emory Programmin	ig Mode	Self-Programming Mode		
Command	Command Operat √: Execution possi △: Writing and blo	<ul> <li>All commands can be executed regardless of the security setting values</li> <li>Only retention of security setting values is</li> </ul>				
Setting Item	Programming	Chip Erase	Block Erase	possible		
Disable programming	×	$\checkmark$	×			
Disable chip erase	$\checkmark$	×	×			
Disable block erase	$\checkmark$	$\checkmark$	×			
Boot block rewrite disable flag	Δ	×	Δ	Same condition as that in flash memory programming mode (on-board/off-board programming)		

Table 5-4. Security Flag Field and Enable/Disable Status of Each Operation


- For the UART communication mode, read 6.14 Security Set Command.
- For the 3-wire serial I/O communication mode (CSI), read 7.15 Security Set Command.

# CHAPTER 6 UART COMMUNICATION MODE


Each of the symbol (txx and twTxx) shown in the flowchart in this chapter is the symbol of characteristic item in CHAPTER 8 FLASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS.

For each specified value, refer to CHAPTER 8 FLASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS.


# 6.1 Command Frame Transmission Processing Flowchart



# 6.2 Data Frame Transmission Processing Flowchart




# 6.3 Data Frame Reception Processing Flowchart



### 6.4 Reset Command

### 6.4.1 Processing sequence chart

Reset command processing sequence



Note Do not exceed the retry count for the reset command transmission (up to 16 times).

#### 6.4.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command processing starts (wait time tcom).
- <2> The low level is output (data 00H is transmitted at 9,600 bps).
- <3> Wait state (wait time t12).
- <4> The low level is output (data 00H is transmitted at 9,600 bps).
- <5> Wait state (wait time t2c).
- <6> The Reset command is transmitted by command frame transmission processing.
- <7> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twro).
- <8> The status code is checked.

When ST1 = ACK: Normal completion [A]

When ST1  $\neq$  ACK: The retry count (t<sub>RS</sub>) is checked.


The sequence is re-executed from <5> if the retry count is not over.

If the retry count is over, the processing ends abnormally [B].

#### 6.4.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and synchronization between the programmer and the 78K0/Lx3 has been established.
Abnormal termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX). Or, command other than status command has been received during command processing.
Time-out error [C]		_	The status frame was not received within the specified time.

### 6.4.4 Flowchart



### 6.4.5 Sample program


The following shows a sample program for Reset command processing.

```
/*
                                              */
/* Reset command
                                              */
                                              */
/*
*/
/* [r] u16
             ... error code
ul6 fl_ua_reset(void)
{
   u16
      rc;
   u32 retry;
   set_uart0_br(BR_9600); // change to 9600bps
//fl_wait(3000000);
   fl_wait(tCOM_UA);
                      // wait
                      // send 0x00 @ 9600bps
   putc_ua(0x00);
                      // wait
   fl_wait(t12);
   putc_ua(0x00);
                      // send 0x00 @ 9600bps
                     // restore baud-rate
11
  set_uart0_br(flbaud);
   for (retry = 0; retry < tRS; retry++){</pre>
        fl_wait(t2C);// wait
        rc = get_sfrm_ua(fl_ua_sfrm, tWT0_T0);
        if (rc == FLC_DFTO_ERR) // t.o. ?
             break;
                          // yes // case [C]
        if (rc == FLC_ACK) { // ACK ?
             break;
                          // yes // case [A]
        }
        else{
             NOP();
        }
                    // case [B] (if exit from loop)
        //continue;
   }
   switch(rc) {
11
11
11
        case FLC_NO_ERR: return rc; break; // case [A]
        case FLC_DFTO_ERR: return rc; break; // case [C]
11
11
        default: return rc; break; // case [B]
11
   }
   return rc;
}
```

# 6.5 Oscillating Frequency Set Command

# 6.5.1 Processing sequence chart

Oscillating Frequency Set command processing sequence



#### 6.5.2 Description of processing sequence


- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Oscillating Frequency Set command is transmitted by command frame transmission processing.
- <3> After the status frame is received, the UART communication rate is switched to 115,200 bps. After that, the communication rate is fixed to 115,200 bps
- <4> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twrg).
- <5> The status code is checked.

When ST1 = ACK: Normal completion [A] When ST1  $\neq$  ACK: Abnormal termination [B]

### 6.5.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the operating frequency was correctly set to the 78K0/Lx3.
Abnormal	Parameter error	05H	The oscillation frequency value is out of range.
termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX). Or, command other than status command has been received during command processing.
Time-out error [C]		_	The status frame was not received within the specified time.

#### 6.5.4 Flowchart



### 6.5.5 Sample program


The following shows a sample program for Oscillating Frequency Set command processing.

```
/*
                                                */
/* Set Flash device clock value command
                                                */
                                                */
/*
/* [i] u8 clk[4] ... frequency data(D1-D4)
                                                * /
/* [r] ul6 ... error code
                                                */
u16 fl_ua_setclk(u8 clk[])
{
   ul6 rc;
   fl_cmd_prm[0] = clk[0]; // "D01"
   fl_cmd_prm[1] = clk[1]; // "D02"
   fl_cmd_prm[2] = clk[2]; // "D03"
   fl_cmd_prm[3] = clk[3]; // "D04"
   fl_wait(tCOM_UA); // wait before sending command
   put_cmd_ua(FL_COM_SET_OSC_FREQ, 5, fl_cmd_prm);
   set_flbaud(BR_115200);
                      // change baud-rate
   set_uart0_br(BR_115200); // change baud-rate (h.w.)
   rc = get_sfrm_ua(fl_ua_sfrm, tWT9_TO); // get status frame
11
   switch(rc) {
11
11
        case FLC_NO_ERR: return rc; break; // case [A]
       case FLC_DFTO_ERR: return rc; break; // case [C]
11
11
        default:
                return rc; break; // case [B]
11
   }
   return rc;
}
```

# 6.6 Chip Erase Command

# 6.6.1 Processing sequence chart

Chip Erase command processing sequence



#### 6.6.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Chip Erase command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twr1).
- <4> The status code is checked.


When ST1 = ACK: Normal completion [A]

When ST1  $\neq$  ACK: Abnormal termination [B]

### 6.6.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and chip erase was performed normally.
Abnormal termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Protect error	10H	Chip erase and boot block rewrite are prohibited in the security setting.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX). Or, command other than status command has been received during command processing.
	MRG10 error	1AH	An erase error has occurred.
	MRG11 error	1BH	
	Write error	1CH	
Time-out error [C]		_	The status frame was not received within the specified time.

# 6.6.4 Flowchart



### 6.6.5 Sample program

The following shows a sample program for Chip Erase command processing.


```
/*
                                           */
/* Erase all(chip) command
                                           */
                                           */
/*
/* [r] u16
                                           */
                ... error code
ul6 fl_ua_erase_all(void)
{
   ul6 rc;
   fl_wait(tCOM_UA);
                                   // wait before sending command
   put_cmd_ua(FL_COM_ERASE_CHIP, 1, fl_cmd_prm); // send ERASE CHIP command
   rc = get_sfrm_ua(fl_ua_sfrm, tWT1_MAX); // get status frame
11
   switch(rc) {
11
11
       case FLC_NO_ERR: return rc; break; // case [A]
11
       case FLC_DFTO_ERR: return rc; break; // case [C]
                    return rc; break; // case [B]
11
       default:
   }
11
   return rc;
```

}

# 6.7 Block Erase Command

# 6.7.1 Processing sequence chart

Block Erase command processing sequence



## 6.7.2 Description of processing sequence


- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Block Erase command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twr2).
- <4> The status code is checked.

When ST1 = ACK:	Normal completion [A]
When ST1 ≠ ACK:	Abnormal termination [B]

### 6.7.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and block erase was performed normally.
Abnormal termination [B]	Parameter error	05H	The start/end address is specified in the block other than start/end address.
	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Protect error	10H	Write, block erase, or chip erase is prohibited in the security setting. Or, specified rage includes boot area, boot block rewrite is prohibited in the security setting.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	Erase error	1AH	An erase error has occurred.
Time-out error [C]		-	The status frame was not received within the specified time.

### 6.7.4 Flowchart




#### 6.7.5 Sample program

The following shows a sample program for Block Erase command processing for one block.

```
/*
                                                     */
/* Erase block command
                                                     */
                                                     */
/*
/* [i] u16 sblk ... start block to erase (0...255)
                                                     */
                                                    */
/* [i] u16 eblk ... end block to erase (0...255)
                                                     */
/* [r] u16
          ... error code
ul6 fl_ua_erase_blk(ul6 sblk, ul6 eblk)
{
    u16
        rc;
    u32 wt2_max;
    u32 top, bottom;
    top = get_top_addr(sblk); // get start address of start block
bottom = get_bottom_addr(eblk); // get end address of end block
    set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
    wt2_max = make_wt2_max(sblk, eblk);
    fl_wait(tCOM_UA);
                                     // wait before sending command
    put_cmd_ua(FL_COM_ERASE_BLOCK, 7, fl_cmd_prm); // send ERASE CHIP command
// rc = get_sfrm_ua(fl_ua_sfrm, tWT2_MAX); // get status frame
    rc = get_sfrm_ua(fl_ua_sfrm, wt2_max); // get status frame
11
    switch(rc) {
11
         case FLC_NO_ERR: return rc; break; // case [A]
11
11
         case FLC_DFTO_ERR: return rc; break; // case [C]
11
         default:
                   return rc; break; // case [B]
    }
11
    return rc;
}
```

### 6.8 Programming Command

### 6.8.1 Processing sequence chart



#### 6.8.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Programming command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twr3).
- <4> The status code is checked.

When ST1 = ACK: Proceeds to <5>. When ST1  $\neq$  ACK: Abnormal termination [B]

- <5> Waits from the previous frame reception until the next data frame transmission (wait time tFD3).
- <6> User data is transmitted by data frame transmission processing.
- <7> A time-out check is performed from user data transmission until data frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twr4).
- <8> The status code (ST1/ST2) is checked (also refer to the processing sequence chart and flowchart).

When ST1 ≠ ACK: Abnormal termination [B]

When ST1 = ACK: The following processing is performed according to the ST2 value.

• When ST2 = ACK: Proceeds to <9> when transmission of all data frames is completed.

If there still remain data frames to be transmitted, the processing re-executes the sequence from <5>.

• When ST2 ≠ ACK: Abnormal termination [D]

<9> A time-out check is performed until status frame reception.

If a time-out occurs, a time-out error [C] is returned (time-out time  $t_{WT5} \times$  number of blocks).


<10> The status code is checked.

When ST1 = ACK: Normal completion [A] When  $ST1 \neq ACK$ : Abnormal termination [E]

# 6.8.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the user data was written normally.
Abnormal termination [B]	Parameter error	05H	The start/end address is specified in the block other than start/end address, or is not a fixed address in block units (1 KB).
	Checksum error	07H	The checksum of the transmitted command frame or data frame does not match.
	Protect error	10H	Write is prohibited in the security setting. Or, specified rage includes boot area, boot block rewrite is prohibited in the security setting.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX). Or, command other than status command has been received during command processing.
	MR10 error	1AH	A write error has occurred.
Time-out error [0	2]	-	The status frame was not received within the specified time.
Abnormal termination [D]	Write error	1CH (ST2)	A write error has occurred.
Abnormal termination [E]	MRG11 error	1BH	An internal verify error has occurred.

#### 6.8.4 Flowchart



Application Note U18954EJ1V0AN

#### 6.8.5 Sample program

The following shows a sample program for Programming command processing.


```
/*
                                            * /
 /* Write command
                                            */
 /*
                                            * /
 ... start address
                                            * /
 /* [i] u32 top
                                            */
 /* [i] u32 bottom ... end address
                                            */
         ... error code
 /* [r] u16
 #define
            fl_st2_ua (fl_ua_sfrm[OFS_STA_PLD+1])
 ul6 fl_ua_write(u32 top, u32 bottom)
 {
    u16
       rc;
    u32 send_head, send_size;
    bool is_end;
    ul6 block_num;
    */
    /* set params
    set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
                                  // get block num
    block_num = get_block_num(top, bottom);
    /* send command & check status
                                    * /
    fl_wait(tCOM_UA); // wait before sending command
    put_cmd_ua(FL_COM_WRITE, 7, fl_cmd_prm);
                                   // send "Programming" command
    rc = get_sfrm_ua(fl_ua_sfrm, tWT3_TO);
                                   // get status frame
    switch(rc) {
        case FLC_NO_ERR:
                              break; // continue
        case FLC_DFTO_ERR: return rc; break; // case [C]
    11
        default:
                return rc; break; // case [B]
    }
    /* send user data
                                   * /
    send head = top;
    while(1){
         // make send data frame
         if ((bottom - send_head) > 256){ // rest size > 256 ?
             is_end = false;
                                   // yes, not is_end frame
// transmit size = 256 byte
             send_size = 256;
         }
         else{
             is_end = true;
             send_size = bottom - send_head + 1; // transmit size = (bottom
- send_head)+1 byte
         memcpy(fl_txdata_frm, rom_buf+send_head, send_size); // set_data_frame
payload
         send_head += send_size;
```

```
fl_wait(tFD3_UA);
                                            // wait before sending data frame
            put_dfrm_ua(send_size, fl_txdata_frm, is_end); // send user data
            rc = get_sfrm_ua(fl_ua_sfrm, tWT4_MAX); // get status frame
            break; // continue
                   case FLC_DFTO_ERR: return rc; break; // case [C]
default: return rc; break; // case [B]
                  ._st2_ua != FLST_ACK){ // ST2 = ACK ?
rc = decode_status(fl_st2_ua); // No
             if (fl_st2_ua != FLST_ACK) {
                                           // case [D]
                   return rc;
             if (is_end)
                  break;
      }
      /* Check internally verify */
      rc = get_sfrm_ua(fl_ua_sfrm, (tWT5_UA_MAX * block_num)); // get status frame
again
     rc = get_sfrm_ua(fl_ua_sfrm, 5000000); // get status frame again
 //
      switch(rc) {
            case FLC_NO_ERR: return rc; break; // case [A]
case FLC_DFTO_ERR: return rc; break; // case [C]
default: return rc; break; // case [E]
 11
      }
      return rc;
 }
```

### 6.9 Verify Command

### 6.9.1 Processing sequence chart

#### Verify command processing sequence



### 6.9.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Verify command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twift).
- <4> The status code is checked.

When ST1 = ACK: Proceeds to <5>. When ST1  $\neq$  ACK: Abnormal termination [B]

- <5> Waits from the previous frame reception until the next data frame transmission (wait time tFD3).
- <6> User data for verifying is transmitted by data frame transmission processing.
- <7> A time-out check is performed from user data transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twr7).
- <8> The status code (ST1/ST2) is checked (also refer to the processing sequence chart and flowchart).

When ST1  $\neq$  ACK: Abnormal termination [B]


When ST1 = ACK: The following processing is performed according to the ST2 value.

- When ST2 = ACK: If transmission of all data frames is completed, the processing ends normally [A]. If there still remain data frames to be transmitted, the processing re-executes the sequence from <5>.
- When ST2 = ACK: Abnormal termination [D]

#### 6.9.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the verify was completed normally.
Abnormal termination [B]	Parameter error	05H	The start/end address is specified in the block other than start/end address, or is not a fixed address in block units (1 KB).
	Checksum error	07H	The checksum of the transmitted command frame or data frame does not match.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX). Or, command other than status command has been received during command processing.
Time-out error [C]		_	The status frame was not received within the specified time.
Abnormal termination [D]	Verify error	0FH (ST2)	The verify has failed, or another error has occurred.

#### 6.9.4 Flowchart



#### 6.9.5 Sample program

The following shows a sample program for Verify command processing.

```
/*
                                            * /
 /* Verify command
                                            */
                                            * /
 /*
 /* [i] u32 top
             ... start address
                                            * /
                                           */
 /* [i] u32 bottom ... end address
                                            */
 /* [r] u16
         ... error code
 ul6 fl_ua_verify(u32 top, u32 bottom)
 {
    1116
       rc;
    u32 send_head, send_size;
    bool is end;
    /*
                                   * /
       set params
    set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
    /*
        send command & check status
                                    */
    fl_wait(tCOM_UA);
                     // wait before sending command
    put_cmd_ua(FL_COM_VERIFY, 7, fl_cmd_prm);
                                  // send VERIFY command
    rc = get_sfrm_ua(fl_ua_sfrm, tWT6_TO);
                                   // get status frame
    switch(rc) {
        case FLC_NO_ERR:
                              break; // continue
        case FLC_DFTO_ERR: return rc; break; // case [C]
    11
        default:
                return rc; break; // case [B]
    }
    /*
        send user data
                                   */
    send_head = top;
    while(1){
        // make send data frame
        if ((bottom - send_head) > 256){ // rest size > 256 ?
             is_end = false;
                                   // yes, not is_end frame
             send_size = 256;
                                  // transmit size = 256 byte
        }
        else{
             is end = true;
             send_size = bottom - send_head + 1; // transmit_size = (bottom
- send head)+1 byte
        }
        memcpy(fl_txdata_frm, rom_buf+send_head, send_size); // set data frame
payload
        send_head += send_size;
```

```
fl_wait(tFD3_UA);
      put_dfrm_ua(send_size, fl_txdata_frm, is_end); // send user data
      rc = get_sfrm_ua(fl_ua_sfrm, tWT7_T0);
                                                 // get status frame
      switch(rc) {
                                            break; // continue
            case FLC_NO_ERR:
            case FLC_DFTO_ERR: return rc; break; // case [C]
      11
            default: return rc; break; // case [B]
      }
      if (fl_st2_ua != FLST_ACK) {
                                                  // ST2 = ACK ?
                                                  // No
            rc = decode_status(fl_st2_ua);
                                                   // case [D]
            return rc;
      }
      if (is_end)
                                                   // send all user data ?
            break;
                                                   // yes
      //continue;
                                                   // case [A]
return FLC_NO_ERR;
```


}

}

## 6.10 Block Blank Check Command

# 6.10.1 Processing sequence chart





#### 6.10.2 Description of processing sequence


- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Block Blank Check command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception.
  - If a time-out occurs, a time-out error [C] is returned (time-out time twile x number of blocks).
- <4> The status code is checked.

When ST1 = ACK:	Normal completion [A]
When ST1 ≠ ACK:	Abnormal termination [B]

#### 6.10.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and all of the specified blocks are blank.
Abnormal termination [B]	Parameter error	05H	The start/end address is specified in the block other than start/end address, or is not a fixed address in block units (1 KB).
	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX). Or, command other than status command has been received during command processing.
	MRG11 error	1BH	The specified block in the flash memory is not blank.
Time-out error [C]		_	The status frame was not received within the specified time.

### 6.10.4 Flowchart



### 6.10.5 Sample program

The following shows a sample program for Block Blank Check command processing.


```
/*
                                                 */
/* Block blank check command
                                                 */
/*
                                                 * /
... start address
                                                 */
/* [i] u32 top
/* [i] u32 bottom ... end address
                                                 */
                                                 */
/* [r] u16
         ... error code
u16 fl_ua_blk_blank_chk(u32 top, u32 bottom)
{
   u16
       rc;
   ul6 block_num;
   set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
   block_num = get_block_num(top, bottom); // get block num
                                  // wait before sending command
   fl_wait(tCOM_UA);
   put_cmd_ua(FL_COM_BLOCK_BLANK_CHK, 7, fl_cmd_prm);
   rc = get_sfrm_ua(fl_ua_sfrm, tWT8_MAX * block_num); // get status frame
11
   switch(rc) {
11
11
        case FLC_NO_ERR: return rc; break; // case [A]
11
        case FLC_DFTO_ERR: return rc; break; // case [C]
                      return rc; break; // case [B]
11
        default:
   }
11
   return rc;
```

}

## 6.11 Silicon Signature Command

### 6.11.1 Processing sequence chart

### Silicon Signature command processing sequence



#### 6.11.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Silicon Signature command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception.

If a time-out occurs, a time-out error [C] is returned (time-out time  $t_{WIII}$ ).

<4> The status code is checked.

When ST1 = ACK: Proceeds to <5>. When ST1  $\neq$  ACK: Abnormal termination [B]


- <5> A time-out check is performed until data frame (silicon signature data) reception. If a time-out occurs, a time-out error [C] is returned (time-out time tFD2).
- <6> The received data frame (silicon signature data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

#### 6.11.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the silicon signature was acquired normally.
Abnormal termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX). Or, command other than status command has been received during command processing.
	Read error	20H	Reading of security information failed.
Time-out error [C]		_	The status frame or data frame was not received within the specified time.
Data frame error [D]		_	The checksum of the data frame received as silicon signature data does not match.

#### 6.11.4 Flowchart



## 6.11.5 Sample program


The following shows a sample program for Silicon Signature command processing.

```
/*
                                                  */
 /* Get silicon signature command
                                                  */
 /*
                                                  * /
 */
 /* [i] u8 *sig ... pointer to signature save area
 /* [r] u16
                                                 */
               ... error code
 ul6 fl_ua_getsig(u8 *sig)
 {
    ul6 rc;
    fl_wait(tCOM_UA);
                                        // wait before sending command
    put_cmd_ua(FL_COM_GET_SIGNATURE, 1, fl_cmd_prm); // send GET SIGNATURE command
    rc = get_sfrm_ua(fl_ua_sfrm, tWT11_TO); // get status frame
    switch(rc) {
                                  break; // continue
         case FLC_NO_ERR:
     11
         case FLC_DFTO_ERR: return rc; break; // case [C]
         default:
                   return rc; break; // case [B]
     }
    rc = get_dfrm_ua(fl_rxdata_frm, tFD2_TO); // get status frame
    if (rc){
                                        // if error
                                        // case [D]
         return rc;
    }
    memcpy(sig, fl_rxdata_frm+OFS_STA_PLD, fl_rxdata_frm[OFS_LEN]);// copy Signature
data
    return rc;
                                        // case [A]
 }
```

# 6.12 Version Get Command

## 6.12.1 Processing sequence chart

Version Get command processing sequence



### 6.12.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Version Get command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twT12).
- <4> The status code is checked.

When ST1 = ACK: Proceeds to <5>. When ST1  $\neq$  ACK: Abnormal termination [B]


- <5> A time-out check is performed until data frame (version data) reception. If a time-out occurs, a time-out error [C] is returned (time-out time tFD2).
- <6> The received data frame (version data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

#### 6.12.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and version data was acquired normally.
Abnormal termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX). Or, command other than status command has been received during command processing.
Time-out error [C]		-	The status frame or data frame was not received within the specified time.
Data frame error [D]		_	The checksum of the data frame received as version data does not match.

#### 6.12.4 Flowchart



## 6.12.5 Sample program


The following shows a sample program for Version Get command processing.

```
/*
                                                */
/* Get device/firmware version command
                                                */
/*
                                                */
/* [i] u8 *buf ... pointer to version date save area
                                               */
/* [r] u16
                                               */
             ... error code
ul6 fl_ua_getver(u8 *buf)
{
   ul6 rc;
   fl_wait(tCOM_UA);
                                // wait before sending command
   put_cmd_ua(FL_COM_GET_VERSION, 1, fl_cmd_prm); // send GET VERSION command
   rc = get_sfrm_ua(fl_ua_sfrm, tWT12_TO); // get status frame
   switch(rc) {
                                break; // continue
        case FLC_NO_ERR:
        case FLC_DFTO_ERR: return rc; break; // case [C]
   11
        default: return rc; break; // case [B]
   }
   rc = get_dfrm_ua(fl_rxdata_frm, tFD2_TO); // get data frame
   if (rc){
                           // case [D]
        return rc;
   }
   memcpy(buf, fl_rxdata_frm+OFS_STA_PLD, DFV_LEN);// copy version data
   return rc;
                           // case [A]
}
```

# 6.13 Checksum Command

## 6.13.1 Processing sequence chart

#### Checksum command processing sequence



### 6.13.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Checksum command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twT16).
- <4> The status code is checked.

When ST1 = ACK: Proceeds to <5>. When ST1  $\neq$  ACK: Abnormal termination [B]


- <5> A time-out check is performed until data frame (checksum data) reception. If a time-out occurs, a time-out error [C] is returned (time-out time tFD1).
- <6> The received data frame (checksum data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

#### 6.13.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and checksum data was acquired normally.
Abnormal termination [B]	Parameter error	05H	The start/end address is specified in the block other than start/end address, or is not a fixed address in block units (1 KB).
	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX). Or, command other than status command has been received during command processing.
Time-out error [C]		-	The status frame or data frame was not received within the specified time.
Data frame error [D]		_	The checksum of the data frame received as version data does not match.

#### 6.13.4 Flowchart




#### 6.13.5 Sample program


The following shows a sample program for Checksum command processing.

```
/*
                                          */
 /* Get checksum command
                                          */
 /*
                                          */
 /* [i] u16 *sum ... pointer to checksum save area
                                          */
 /* [i] u32 top ... start address
                                          */
 /* [i] u32 bottom ... end address
                                          */
 /* [r] u16 ... error code
                                          */
 ul6 fl_ua_getsum(ul6 *sum, u32 top, u32 bottom)
 {
    u16
       rc;
    /*
        set params
                                   * /
    // set params
    set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
    /*
                                   */
       send command
    fl wait(tCOM UA);
                             // wait before sending command
    put_cmd_ua(FL_COM_GET_CHECK_SUM, 7, fl_cmd_prm); // send GET VERSION command
    rc = get_sfrm_ua(fl_ua_sfrm, tWT16_TO); // get status frame
    switch(rc) {
                             break; // continue
       case FLC_NO_ERR:
        case FLC_DFTO_ERR: return rc; break; // case [C]
    11
                 return rc; break; // case [B]
        default:
    }
    /* get data frame (Checksum data)
                                  * /
    rc = get_dfrm_ua(fl_rxdata_frm, tFD1_TO); // get status frame
    if (rc){
                                  // if no error,
        return rc;
                                  // case [D]
    }
    *sum = (fl_rxdata_frm[OFS_STA_PLD] << 8) + fl_rxdata_frm[OFS_STA_PLD+1]; // set</pre>
SUM data
                                  // case [A]
   return rc;
 }
```

## 6.14 Security Set Command

#### 6.14.1 Processing sequence chart





### 6.14.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Security Set command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twr13).
- <4> The status code is checked.

When ST1 = ACK: Proceeds to <5>. When ST1  $\neq$  ACK: Abnormal termination [B]

- <5> Waits from the previous frame reception until the next data frame transmission (wait time trD3).
- <6> The data frame (security setting data) is transmitted by data frame transmission processing.
- <7> A time-out check is performed until status frame reception.

If a time-out occurs, a time-out error [C] is returned (time-out time  $t_{WT14}$ ).

<8> The status code is checked.

When ST1 = ACK: Proceeds to <9>. When ST1  $\neq$  ACK: Abnormal termination [D]

<9> A time-out check is performed until status frame reception.

If a time-out occurs, a time-out error [C] is returned (time-out time twT15).


<10> The status code is checked.

When ST1 = ACK: Normal completion [A] When  $ST1 \neq ACK$ : Abnormal termination [E]

## 6.14.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and security setting was performed normally.
Abnormal	Parameter error	05H	BLK or PAG is not 00H.
termination [B]	Checksum error	07H	The checksum of the transmitted command frame or data frame does not match.
	MR10 error	1AH	A write error has occurred.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX). Or, command other than status command has been received during command processing.
Time-out error [C	[]	_	The status frame or data frame was not received within the specified time.
Abnormal	Protect error	10H	An attempt was made to enable security flag prohibited.
termination [D]	Write error	1CH	A write error has occurred.
Abnormal termination [E]	MRG11 error	1BH	An internal verify error has occurred.

### 6.14.4 Flowchart



#### 6.14.5 Sample program

The following shows a sample program for Security Set command processing.

```
/*
                                           * /
 /* Set security flag command
                                           */
 /*
                                           */
 /* [i] u8 scf
             ... Security flag data
                                           * /
 /* [r] u16
                                           */
             ... error code
 u16 fl_ua_setscf(u8 scf)
 {
    ul6 rc;
    /*
                                   * /
      set params
    // "BLK" (must be 0x00)
    fl\_cmd\_prm[0] = 0x00;
                              // "PAG" (must be 0x00)
    fl_cmd_prm[1] = 0x00;
    fl_txdata_frm[0] = (scf |= 0b11101000); // "FLG" (upper 5bits must be '1' (to
make sure))
    fl_txdata_frm[1] = 0x03;
                              // "BOT" (fixed 0x03)
    /*
        send command
                                   */
    fl_wait(tCOM_UA);
                              // wait before sending command
    put_cmd_ua(FL_COM_SET_SECURITY, 3, fl_cmd_prm);
    rc = get_sfrm_ua(fl_ua_sfrm, tWT13_TO); // get status frame
    switch(rc) {
                              break; // continue
        case FLC_NO_ERR:
        case FLC_DFTO_ERR: return rc; break; // case [C]
    11
                     return rc; break; // case [B]
        default:
    }
    /*
       send data frame (security setting data) */
    fl_wait(tFD3_UA);
    put_dfrm_ua(2, fl_txdata_frm, true);// send security setting(FLAG) & BOT data
    rc = get_sfrm_ua(fl_ua_sfrm, tWT14_MAX); // get status frame
    switch(rc) {
                             break; // continue
        case FLC_NO_ERR:
        case FLC_DFTO_ERR: return rc; break; // case [C]
    11
        default: return rc; break; // case [B]
    }
```


```
/* Check internally verify
                                  */
   rc = get_sfrm_ua(fl_ua_sfrm, tWT15_MAX); // get status frame
//
   switch(rc) {
11
11
      case FLC_NO_ERR: return rc; break; // case [A]
11
      case FLC_DFTO_ERR: return rc; break; // case [C]
//
      default: return rc; break; // case [B]
// }
  return rc;
}
```

# CHAPTER 7 3-WIRE SERIAL I/O COMMUNICATION MODE (CSI)


Each of the symbol (txx and twTxx) shown in the flowchart in this chapter is the symbol of characteristic item in CHAPTER 8 FLASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS.

For each specified value, refer to CHAPTER 8 FLASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS.


# 7.1 Command Frame Transmission Processing Flowchart



# 7.2 Data Frame Transmission Processing Flowchart




## 7.3 Data Frame Reception Processing Flowchart



# 7.4 Status Command

# 7.4.1 Processing sequence chart





Note Application specifications differ according to execution command.

## 7.4.2 Description of processing sequence

- <1> The Status command is transmitted by command frame transmission processing.
- <2> Waits from command transmission until status frame reception (wait time  $t_{SF}$ ).
- <3> The status code is checked.


When ST1 = ACK:	Normal completion [A]
When ST1 = BUSY:	A time-out check is performed (twile).
	If the processing is not timed out, the sequence is re-executed from <1>.
	If a time-out occurs, a time-out error [C] is returned.
When ST1 ≠ ACK, BUSY:	Abnormal termination [B]

**Note** Application specifications differ according to execution command.

#### 7.4.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The status frame transmitted from the 78K0/Lx3 has been received normally.
Abnormal termination [B]	Command error	04H	An unsupported command or abnormal frame has been received.
	Parameter error	05H	Command information (parameter) is invalid.
	Checksum error	07H	The data of the frame transmitted from the programmer is abnormal.
	Verify error	0FH	A verify error has occurred for the data of the frame transmitted from the programmer.
	Protect error	10H	An attempt was made to execute processing prohibited by the Security Set command.
	Negative acknowledgment (NACK)	15H	Negative acknowledgment
	FLMD error	18H	A write error has occurred.
	MRG10 error	1AH	An erase error has occurred.
	MRG11 error	1BH	An internal verify error has occurred during data write, or a blank check error has occurred.
	Write error	1CH	A write error has occurred.
Time-out error [C]		_	After command transmission, the specified time has elapsed but a BUSY response is still returned.

## 7.4.4 Flowchart



Note Application specifications differ according to execution command.

## 7.4.5 Sample program


The following shows a sample program for Status command processing.

```
/*
                                                   */
/* Get status command (CSI)
                                                   */
/*
                                                   */
*/
/* [r] u16
          ... decoded status or error code
/*
                                                   */
                                                   */
/* (see fl.h/fl-proto.h \&
/*
       definition of decode_status() in fl.c)
                                                   */
static u16 fl_csi_getstatus(u32 limit)
{
   ul6 rc;
   start_flto(limit);
   while(1){
         put_cmd_csi(FL_COM_GET_STA, 1, fl_cmd_prm);// send "Status" command frame
         fl_wait(tSF);
                                        // wait
         rc = get_sfrm_csi(fl_rxdata_frm); // get status frame
         switch(rc){
              case FLC_BUSY:
                   if (check_flto()) // time out ?
                        return FLC_DFTO_ERR; // Yes, time-out // case [C]
                   continue;
                                         // No, retry
              default:
                                         // checksum error
                   return rc;
                                       // no error
              case FLC NO ERR:
                   break;
         }
         if (fl_st1 == FLST_BUSY) { // ST1 = BUSY
              if (check_flto())
                                        // time out ?
                   return FLC_DFTO_ERR;
                                        // Yes, time-out // case [C]
              continue;
                                         // No, retry
         }
         break;
                             // ACK or other error (but BUSY)
   }
   rc = decode_status(fl_st1); // decode status to return code
   switch(rc) {
11
11
11
         case FLC_NO_ERR: return rc; break; // case [A]
11
        default: return rc; break; // case [B]
11
   }
   return rc;
}
```

## 7.5 Reset Command

## 7.5.1 Processing sequence chart

Reset command processing sequence



Note Do not exceed the retry count for the reset command transmission (up to 16 times).

### 7.5.2 Description of processing sequence


- <1> Waits from the previous frame reception until the next command transmission (wait time  $t_{COM}$ ).
- <2> The Reset command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time  $t_{WT0}$ ).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally:	nally: Normal completion [A]	
When the processing ends abnormally:	: The sequence is re-executed from <1> if the retry count is not over.	
	If the retry count is over, the processing ends abnormally [B].	
When a time-out error occurs:	A time-out error [C] is returned.	

### 7.5.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and synchronization between the programmer and the 78K0/Lx3 has been established.
Abnormal termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX). Or, command other than status command has been received during command processing.
Time-out error [C]		_	Status check processing timed out.

## 7.5.4 Flowchart



## 7.5.5 Sample program

The following shows a sample program for Reset command processing.


```
/*
                                                */
/* Reset command (CSI)
                                                */
/*
                                                */
... error code
                                                */
/* [r] u16
ul6 fl_csi_reset(void)
{
   u16
        rc;
   u32
       retry;
   for (retry = 0; retry < tRS; retry++){</pre>
        fl_wait(tCOM_CSI);
                                 // wait before sending command frame
        put_cmd_csi(FL_COM_RESET, 1, fl_cmd_prm);// send "Reset" command frame
        fl_wait(tWT0);
        rc = fl_csi_getstatus(tWT0_T0); // get status
        if (rc == FLC_DFTO_ERR) // timeout error ?
                                 // yes // case [C]
             break;
                                 // Ack ?
        if (rc == FLC_ACK)
             break;
                                 // yes // case [A]
                                      // case [B] (if exit from loop)
        //continue;
   }
11
   switch(rc) {
11
        case FLC_NO_ERR: return rc; break; // case [A]
11
11
        case FLC_DFTO_ERR: return rc; break; // case [C]
11
        default: return rc; break; // case [B]
   }
11
   return rc;
}
```

### 7.6 Oscillating Frequency Set Command

Execution of this command is not necessary during CSI communication (if execution of this command is required during CSI communication according to the programmer specifications, set the frequency to 8 MHz).

### 7.6.1 Processing sequence chart

Oscillating Frequency Set command processing sequence



### 7.6.2 Description of processing sequence


- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Oscillating Frequency Set command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time  $t_{WT9}$ ).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Normal completion [A]
When the processing ends abnormally:	Abnormal termination [B]
When a time-out error occurs:	A time-out error [C] is returned.

### 7.6.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the operating frequency was correctly set to the 78K0/Lx3.
Abnormal	Parameter error	05H	The oscillation frequency value is out of range.
termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX). Or, command other than status command has been received during command processing.
Time-out error [C]		_	The status frame was not received within the specified time.

## 7.6.4 Flowchart



## 7.6.5 Sample program


The following shows a sample program for Oscillating Frequency Set command processing.

```
/*
                                                */
/* Set Flash device clock value command (CSI)
                                                */
/*
                                                */
/* [i] u8 clk[4] ... frequency data(D1-D4)
                                                */
/* [r] u16
            ... error code
                                                */
u16 fl_csi_setclk(u8 clk[])
{
   ul6 rc;
   fl_cmd_prm[0] = clk[0]; // "D01"
   fl_cmd_prm[1] = clk[1]; // "D02"
   fl_cmd_prm[2] = clk[2]; // "D03"
   fl_cmd_prm[3] = clk[3]; // "D04"
   fl_wait(tCOM_CSI);
                            // wait before sending command frame
   put_cmd_csi(FL_COM_SET_OSC_FREQ, 5, fl_cmd_prm);
                            // send "Oscilation Frequency Set" command
   fl_wait(tWT9);
   rc = fl_csi_getstatus(tWT9_TO); // get status frame
11
   switch(rc) {
11
11
        case FLC_NO_ERR: return rc; break; // case [A]
        case FLC_DFTO_ERR: return rc; break; // case [C]
11
11
        default: return rc; break; // case [B]
11
   }
   return rc;
}
```

## 7.7 Chip Erase Command

# 7.7.1 Processing sequence chart

Chip Erase command processing sequence



### 7.7.2 Description of processing sequence


- <1> Waits from the previous frame reception until the next command transmission (wait time  $t_{COM}$ ).
- <2> The Chip Erase command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time  $t_{WT1}$ ).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Normal completion [A]
When the processing ends abnormally:	Abnormal termination [B]
When a time-out error occurs:	A time-out error [C] is returned.

### 7.7.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and chip erase was performed normally.
Abnormal termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Protect error	10H	Chip erase and boot block rewrite are prohibited in the security setting.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX). Or, command other than status command has been received during command processing.
	MRG10 error	1AH	An erase error has occurred.
	MRG11 error	1BH	
	Write error	1CH	
Time-out error [C]		-	The status frame was not received within the specified time.

## 7.7.4 Flowchart



## 7.7.5 Sample program


The following shows a sample program for Chip Erase command processing.

```
*/
/*
/* Erase all(chip) command (CSI)
                                            */
/*
                                            */
/* [r] u16
                                            */
           ... error code
ul6 fl_csi_erase_all(void)
{
   ul6 rc;
   fl_wait(tCOM_CSI);
                              // wait before sending command frame
   put_cmd_csi(FL_COM_ERASE_CHIP, 1, fl_cmd_prm); // send "Chip Erase" command
   fl_wait(tWT1);
   rc = fl_csi_getstatus(tWT1_MAX); // get status frame
11
   switch(rc) {
11
11
       case FLC_NO_ERR: return rc; break; // case [A]
11
       case FLC_DFTO_ERR: return rc; break; // case [C]
       default: return rc; break; // case [B]
11
11
   }
   return rc;
}
```

## 7.8 Block Erase Command

# 7.8.1 Processing sequence chart

Block Erase command processing sequence



### 7.8.2 Description of processing sequence


- <1> Waits from the previous frame reception until the next command transmission (wait time  $t_{COM}$ ).
- <2> The Block Erase command is transmitted by command frame transmission processing.
- <3> Waits until status frame acquisition (wait time  $t_{WT2}$ ).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Normal completion [A]
When the processing ends abnormally:	Abnormal termination [B]
When a time-out error occurs:	A time-out error [C] is returned.

### 7.8.3 Status at processing completion

Status at F	Processing Completion	Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and block erase was performed normally.
Abnormal termination [B]	Parameter error	05H	The start/end address is specified in the block other than start/end address.
	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Protect error	10H	Write, block erase, or chip erase is prohibited in the security setting. Or, specified rage includes boot area, boot block rewrite is prohibited in the security setting.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	Erase error	1AH	An erase error has occurred.
Time-out error [0	2]	-	The status frame was not received within the specified time.

# 7.8.4 Flowchart




# 7.8.5 Sample program

The following shows a sample program for Block Erase command processing.

```
/*
                                                  */
/* Erase block command (CSI)
                                                  */
/*
                                                  */
/* [i] u16 sblk ... start block to erase (0...255)
                                                  */
/* [i] u16 eblk ... end block to erase (0...255)
                                                  */
                                                  */
/* [r] u16
         ... error code
ul6 fl_csi_erase_blk(ul6 sblk, ul6 eblk)
ł
   u16
       rc;
       wt2, wt2_max;
   u32
   u32 top, bottom;
                                 // get start address of start block
   top = get_top_addr(sblk);
   bottom = get_bottom_addr(eblk);
                                  // get end address of end block
   set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
   wt2
        = make_wt2(sblk, eblk);
   wt2_max = make_wt2_max(sblk, eblk);
   fl_wait(tCOM_CSI);
                                   // wait before sending command frame
   put_cmd_csi(FL_COM_ERASE_BLOCK, 7, fl_cmd_prm);// send "Block Erase" command
   fl_wait(wt2);
   rc = fl_csi_getstatus(wt2_max); // get status frame
   switch(rc) {
11
11
11
        case FLC_NO_ERR: return rc; break; // case [A]
        case FLC_DFTO_ERR: return rc; break; // case [C]
11
11
        default:
                 return rc; break; // case [B]
   }
11
   return rc;
}
```

## 7.9 Programming Command

# 7.9.1 Processing sequence chart



Programming command processing sequence

### 7.9.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Programming command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time twr3).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Proceeds to <6>.
When the processing ends abnormally:	Abnormal termination [B]
When a time-out error occurs:	A time-out error [C] is returned.

- <6> Waits until the next data frame transmission (wait time tFD3).
- <7> User data to be written to the 78K0/Lx3 flash memory is transmitted by data frame transmission processing.
- <8> Waits from data frame (user data) transmission until status check processing (wait time twr4).
- <9> The status frame is acquired by status check processing.
- <10> The following processing is performed according to the result of status check processing (status code (ST1/ST2)) (also refer to the processing sequence chart and flowchart).
  - When ST1 = abnormal termination: Abnormal termination [B]
  - When ST1 = time-out error: A time-out error [C] is returned.

When ST1 = normal completion: The following processing is performed according to the ST2 value.


- When ST2 ≠ ACK: Abnormal termination [D]
- When ST2 = ACK: Proceeds to <11> when transmission of all of the user data is completed. If there still remain user data to be transmitted, the processing re-executes the sequence from <6>.
- <11> Waits until status check processing (time-out time  $t_{WT5} \times$  number of blocks).
- <12> The status frame is acquired by status check processing.
- <13> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Normal completion [A] (Indicating that the internal verify check has performed normally after completion of write)
When the processing ends abnormally:	, ,
When a time-out error occurs:	after completion of write) A time-out error [C] is returned.

# 7.9.3 Status at processing completion

Status at F	Processing Completion	Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the user data was written normally.
Abnormal termination [B]	Parameter error	05H	The start/end address is specified in the block other than start/end address, or is not a fixed address in block units (1 KB).
	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Protect error	10H	Write is prohibited in the security setting. Or, specified rage includes boot area, boot block rewrite is prohibited in the security setting.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX). Or, command other than status command has been received during command processing.
	MR10 error	1AH	A write error has occurred.
Time-out error [0	2]	-	The status frame was not received within the specified time.
Abnormal termination [D]	Write error	1CH (ST2)	A write error has occurred.
Abnormal termination [E]	MRG11 error	1BH	An internal verify error has occurred.

### 7.9.4 Flowchart



Application Note U18954EJ1V0AN

### 7.9.5 Sample program


The following shows a sample program for Programming command processing.


```
/******
/*
                                             */
                                             */
/* Write command (CSI)
                                             * /
/*
/* [i] u32 top
            ... start address
                                             */
/* [i] u32 bottom ... end address
                                             */
/* [r] u16
        ... error code
                                             * /
ul6 fl_csi_write(u32 top, u32 bottom)
{
   u16
      rc;
   u32 send_head, send_size;
   bool is_end;
   ul6 block_num;
   // set params
   set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
   block_num = get_block_num(top, bottom); // get block num
   send command & check status
   /*
                                    * /
   fl_wait(tCOM_CSI);
   put_cmd_csi(FL_COM_WRITE, 7, fl_cmd_prm); // send "Programming" command
   fl_wait(tWT3);
   rc = fl_csi_getstatus(tWT3_TO);
                                   // get status frame
   switch(rc) {
                              break; // continue
       case FLC_NO_ERR:
      case FLC_DFTO_ERR: return rc; break; // case [C]
   11
        default:
                return rc; break; // case [B]
   }
   /*
                                    * /
       send user data
   send_head = top;
   while(1){
        if ((bottom - send_head) > 256){ // rest size > 256 ?
            is_end = false;
                             // yes, not end frame
            send_size = 256; // transmit size = 256 byte
        }
        else{
            is_end = true;
            send_size = bottom - send_head + 1;
                          // transmit size = (bottom - send_head)+1 byte
```

```
}
           memcpy(fl_txdata_frm, rom_buf+send_head, send_size);
                                            // set data frame payload
           send_head += send_size;
           fl_wait(tFD3_CSI);
                                             // wait before sending data frame
           put_dfrm_csi(send_size, fl_txdata_frm, is_end);
// send data frame (user data)
           fl_wait(tWT4);
                                             // wait
           rc = fl_csi_getstatus(tWT4_MAX);
                                           // get status frame
           switch(rc) {
               case FLC_NO_ERR:
                                            break; // continue
               case FLC_DFTO_ERR: return rc; break; // case [C]
           11
                default: return rc; break; // case [B]
           }
                                            // ST2 = ACK ?
           if (fl_st2 != FLST_ACK) {
                rc = decode_status(fl_st2);
                                           // No
                                             // case [D]
                return rc;
           }
           if (is_end)
                                            // send all user data ?
                break;
                                             // yes
           //continue;
     }
     Check internally verify
     /*
                                             * /
     fl_wait(tWT5 * block_num);
                                            // wait
     rc = fl_csi_getstatus(tWT5_CSI_MAX * block_num); // get status frame
 11
     switch(rc) {
 11
          case FLC_NO_ERR: return rc; break; // case [A]
 11
          case FLC_DFTO_ERR: return rc; break; // case [C]
          default: return rc; break; // case [E]
 11
 // }
     return rc;
 }
```

# 7.10 Verify Command

# 7.10.1 Processing sequence chart





## 7.10.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time  $t_{COM}$ ).
- <2> The Verify command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time  $t_{WT6}$ ).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Proceeds to <6>.
When the processing ends abnormally:	Abnormal termination [B]
When a time-out error occurs:	A time-out error [C] is returned.

- <6> Waits from the previous frame reception until the next data frame transmission (wait time tFD3).
- <7> User data for verifying is transmitted by data frame transmission processing.
- <8> Waits from data frame transmission until status check processing (wait time twr7).
- <9> The status frame is acquired by status check processing.
- <10> The following processing is performed according to the result of status check processing (status code (ST1/ST2)) (also refer to the processing sequence chart and flowchart).

When ST1 = time-out error: A time-out error [C] is returned.

When ST1 = normal completion: The following processing is performed according to the ST2 value.


- When  $ST2 \neq ACK$ : Abnormal termination [D]
- When ST2 = ACK: If transmission of all data frames is completed, the processing ends normally [A].

If there still remain data frames to be transmitted, the processing re-executes the sequence from <6>.

Status at F	Processing Completion	Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the verify was completed normally.
Abnormal termination [B]	Parameter error	05H	The start/end address is specified in the block other than start/end address, or is not a fixed address in block units (1 KB).
	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX). Or, command other than status command has been received during command processing.
Time-out error [0	[]	_	The status frame was not received within the specified time.
Abnormal termination [D]	Verify error	0FH	The verify has failed, or another error has occurred.

#### 7.10.3 Status at processing completion

### 7.10.4 Flowchart



# 7.10.5 Sample program

ł

The following shows a sample program for Verify command processing.

```
/*
                                            */
/* Verify command (CSI)
                                            */
/*
                                            * /
/* [i] u32 top
            ... start address
                                            * /
/* [i] u32 bottom ... end address
                                            */
                                            */
/* [r] u16
            ... error code
ul6 fl_csi_verify(u32 top, u32 bottom)
   u16
      rc;
   u32 send_head, send_size;
   bool is_end;
   // set params
   set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
   * /
   /*
      send command & check status
   fl_wait(tCOM_CSI);
   put_cmd_csi(FL_COM_VERIFY, 7, fl_cmd_prm); // send "Verify" command
   fl_wait(tWT6);
   rc = fl_csi_getstatus(tWT6_TO); // get status frame
   switch(rc) {
       case FLC_NO_ERR:
                             break; // continue
   11
      case FLC_DFTO_ERR: return rc; break; // case [C]
       default:
                return rc; break; // case [B]
   }
   /*
       send user data
                                   * /
   send_head = top;
   while(1){
       if ((bottom - send_head) > 256){ // rest size > 256 ?
            is_end = false;
                             // yes, not end frame
            send_size = 256;
                           // transmit size = 256 byte
       }
       else{
            is_end = true;
            send_size = bottom - send_head + 1;
                         // transmit size = (bottom - send_head)+1 byte
       }
```


```
memcpy(fl_txdata_frm, rom_buf+send_head, send_size);
                         // set data frame payload
      send_head += send_size;
                                      // wait before sending data frame
      fl_wait(tFD3_CSI);
      put_dfrm_csi(send_size, fl_txdata_frm, is_end);
                                      // send data frame
      fl_wait(tWT7);
                                      // wait
      rc = fl_csi_getstatus(tWT7_T0); // get status frame
      switch(rc) {
            case FLC_NO_ERR:
                                            break; // continue
            case FLC_DFTO_ERR: return rc; break; // case [C]
      11
            default:
                       return rc; break; // case [B]
      }
      if (fl_st2 != FLST_ACK) {
                                   // ST2 = ACK ?
            rc = decode_status(fl_st2);// No
                                      // case [D]
            return rc;
      }
      if (is_end)
                                      // send all user data ?
           break;
                                      // yes
      //continue;
return FLC_NO_ERR; // case [A]
```

# }

}

# 7.11 Block Blank Check Command

# 7.11.1 Processing sequence chart



Block Blank Check command processing sequence

### 7.11.2 Description of processing sequence


- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Block Blank Check command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time  $t_{WTB} \times$  number of blocks).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When a time-out error occurs:	A time-out error [C] is returned.
When the processing ends abnormally:	Abnormal termination [B]
When the processing ends normally:	Normal completion [A]

### 7.11.3 Status at processing completion

Status at F	Processing Completion	Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and all of the specified blocks are blank.
Abnormal termination [B]	Parameter error	05H	The start/end address is specified in the block other than start/end address, or is not a fixed address in block units (1 KB).
	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX). Or, command other than status command has been received during command processing.
	MRG11 error	1BH	The specified block in the flash memory is not blank.
Time-out error [C	)	_	The status frame was not received within the specified time.

# 7.11.4 Flowchart




## 7.11.5 Sample program


The following shows a sample program for Block Blank Check command processing.

```
/*
                                                   */
 /* Block blank check command (CSI)
                                                   */
 /*
                                                   */
 /* [i] u32 top
               ... start address
                                                   */
 /* [i] u32 bottom ... end address
                                                   * /
                                                   */
 /* [r] u16
                ... error code
 u16 fl_csi_blk_blank_chk(u32 top, u32 bottom)
 {
     u16
        rc;
     ul6 block_num;
     set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
     block_num = get_block_num(top, bottom); // get block num
     fl_wait(tCOM_CSI);
                                    // wait before sending command frame
     put_cmd_csi(FL_COM_BLOCK_BLANK_CHK, 7, fl_cmd_prm); // send "Block Blank Check"
command
     fl_wait(tWT8 * block_num);
     rc = fl_csi_getstatus(tWT8_MAX * block_num); // get status frame
 11
     switch(rc) {
 11
 11
          case FLC_NO_ERR: return rc; break; // case [A]
 11
          case FLC_DFTO_ERR: return rc;
                                    break; // case [C]
 11
          default:
                   return rc;
                                    break; // case [B]
 11
    }
    return rc;
 }
```

# 7.12 Silicon Signature Command

# 7.12.1 Processing sequence chart





### 7.12.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Silicon Signature command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time t<sub>WT11</sub>).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Proceeds to <6>.
When the processing ends abnormally:	Abnormal termination [B]
When a time-out error occurs:	A time-out error [C] is returned.


- <6> Waits from the previous frame reception until the next command transmission (wait time tFD2).
- <7> The received data frame (silicon signature data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

#### 7.12.3 Status at processing completion

Status at F	Processing Completion	Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the silicon signature was acquired normally.
Abnormal termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX). Or, command other than status command has been received during command processing.
	Read error	20H	Reading of security information failed.
Time-out error [0	C]	-	The status frame was not received within the specified time.
Data frame error	· [D]	_	The checksum of the data frame received as silicon signature data does not match.

### 7.12.4 Flowchart




# 7.12.5 Sample program


The following shows a sample program for Silicon Signature command processing.

```
/*
                                                   */
                                                   */
/* Get silicon signature command (CSI)
/*
                                                   */
/* [i] u8 *sig
               ... pointer to signature save area
                                                   */
/* [r] u16
                                                   */
               ... error code
ul6 fl_csi_getsig(u8 *sig)
{
   ul6 rc;
   fl_wait(tCOM_CSI);
                             // wait before sending command frame
   put_cmd_csi(FL_COM_GET_SIGNATURE, 1, fl_cmd_prm);
                              // send "Silicon Signature" command
   fl_wait(tWT11);
   rc = fl_csi_getstatus(tWT11_TO); // get status frame
   switch(rc) {
         case FLC_NO_ERR:
                                   break; // continue
         case FLC_DFTO_ERR: return rc;
    11
                                   break; // case [C]
         default:
                   return rc; break; // case [B]
    }
   fl_wait(tFD2_SIG);
                              // wait before getting data frame
   rc = get_dfrm_csi(fl_rxdata_frm); // get data frame (signature data)
   if (rc){
                                         // if no error,
        return rc;
                             // case [D]
   }
   memcpy(sig, fl_rxdata_frm+OFS_STA_PLD, fl_rxdata_frm[OFS_LEN]);
                                         // copy Signature data
   return rc;
                              // case [A]
}
```

# 7.13 Version Get Command

# 7.13.1 Processing sequence chart





### 7.13.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Version Get command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time twT12).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Proceeds to <6>.
When the processing ends abnormally:	Abnormal termination [B]
When a time-out error occurs:	A time-out error [C] is returned.


- <6> Waits from the previous frame reception until the next command transmission (wait time tFD2).
- <7> The received data frame (version data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

#### 7.13.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and version data was acquired normally.
Abnormal termination [B]	Checksum error	07H	The checksum of the transmitted command frame does not match.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX). Or, command other than status command has been received during command processing.
Time-out error [0	)]	-	The status frame was not received within the specified time.
Data frame error [D]		_	The checksum of the data frame received as version data does not match.

### 7.13.4 Flowchart




# 7.13.5 Sample program


The following shows a sample program for Version Get command processing.

```
/*
                                                  */
                                                 */
/* Get device/firmware version command (CSI)
/*
                                                 */
/* [i] u8 *buf
                                                 */
              ... pointer to version date save area
/* [r] u16
             ... error code
                                                 */
ul6 fl_csi_getver(u8 *buf)
{
   ul6 rc;
                    // wait before sending command frame
   fl_wait(tCOM_CSI);
   put_cmd_csi(FL_COM_GET_VERSION, 1, fl_cmd_prm);// send "Version Get" command
   fl_wait(tWT12);
   rc = fl_csi_getstatus(tWT12_TO); // get status frame
   switch(rc) {
        case FLC_NO_ERR:
                                  break; // continue
   11
        case FLC_DFTO_ERR: return rc; break; // case [C]
        default:
                  return rc; break; // case [B]
   }
   fl_wait(tFD2_VG);
                             // wait before getting data frame
   rc = get_dfrm_csi(fl_rxdata_frm); // get version data
   if (rc){
                                            // if no error,
        return rc;
                            // case [D]
   }
   memcpy(buf, fl_rxdata_frm+OFS_STA_PLD, DFV_LEN);// copy version data
   return rc;
                            // case [A]
}
```

# 7.14 Checksum Command

# 7.14.1 Processing sequence chart





### 7.14.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Checksum command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time  $t_{WT16}$ ).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally:Proceeds to <6>.When the processing ends abnormally:Abnormal termination [B]When a time-out error occurs:A time-out error [C] is returned.


- <6> Waits from the previous frame reception until the next command transmission (wait time t<sub>FD1</sub> × number of blocks).
- <7> The received data frame (checksum data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

### 7.14.3 Status at processing completion

Status at Processing Completion		Status Code	Description		
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and checksum data was acquired normally.		
Abnormal termination [B]	Parameter error	05H	The start/end address is specified in the block other than start/end address, or is not a fixed address in block units (1 KB).		
	Checksum error	07H	The checksum of the transmitted command frame does not match.		
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX). Or, command other than status command has been received during command processing.		
Time-out error [C	)]	_	The status frame was not received within the specified time.		
Data frame error [D]		_	The checksum of the data frame received as version data does not match.		

## 7.14.4 Flowchart




### 7.14.5 Sample program

The following shows a sample program for Checksum command processing.

```
/*
                                        */
/* Get checksum command (CSI)
                                        */
/*
                                        */
/* [i] ul6 *sum ... pointer to checksum save area
                                        * /
/* [i] u32 top
           ... start address
                                        */
/* [i] u32 bottom ... end address
                                        */
/* [r] ul6 ... error code
                                        */
u16 fl_csi_getsum(u16 *sum, u32 top, u32 bottom)
{
   ul6 rc;
   ul6 block_num;
   /*
                                 */
      set params
   // set params
   set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
   block_num = get_block_num(top, bottom); // get block num
   /*
      send command
                                 */
   fl_wait(tCOM_CSI);
                            // wait before sending command frame
   put_cmd_csi(FL_COM_GET_CHECK_SUM, 7, fl_cmd_prm);// send "Checksum" command
   fl_wait(tWT16);
   rc = fl_csi_getstatus(tWT16_T0);
                          // get status frame
   switch(rc) {
      case FLC_NO_ERR:
                           break; // continue
   11
      case FLC_DFTO_ERR: return rc; break; // case [C]
       default: return rc; break; // case [B]
   }
   /*
     get data frame (Checksum data)
                                */
   fl_wait(tFD1 * block_num);
                           // wait before getting data frame
   if (rc){
                            // if error,
                            // case [D]
      return rc;
   }
   *sum = (fl_rxdata_frm[OFS_STA_PLD] << 8) + fl_rxdata_frm[OFS_STA_PLD+1];</pre>
                                        // set SUM data
                            // case [A]
   return rc;
}
```

# 7.15 Security Set Command

#### 7.15.1 Processing sequence chart



Normal completion

Normal completion [A]

Abnormal termination

Time-out error [C]

Abnormal termination [B]

### 7.15.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Security Set command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time twT13).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Proceeds to <6>.
When the processing ends abnormally:	Abnormal termination [B]
When a time-out error occurs:	A time-out error [C] is returned.

- <6> Waits from the previous frame reception until the data frame transmission (wait time tFD3).
- <7> The data frame (security setting data) is transmitted by data frame transmission processing.
- <8> Waits from data frame transmission until status check processing (wait time twT14).
- <9> The status frame is acquired by status check processing.
- <10> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Proceeds to <11>.
When the processing ends abnormally:	Abnormal termination [B]
When a time-out error occurs:	A time-out error [C] is returned.

<11> Waits until status acquisition (completion of internal verify) (wait time  $t_{WT15}$ ).


- <12> The status frame is acquired by status check processing.
- <13> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Normal completion [A]			
When the processing ends abnormally:	Abnormal termination [B]			
When a time-out error occurs:	A time-out error [C] is returned.			

## 7.15.3 Status at processing completion

Status at F	Processing Completion	Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and security setting was performed normally.
Abnormal	Parameter error	05H	Command information (parameter) is not 00H.
termination [B]	Checksum error	07H	The checksum of the transmitted command frame or data frame does not match.
	Protect error	10H	An attempt was made to enable security flag prohibited.
MRG10 error		1AH	A write error has occurred.
	MRG11 error	1BH	An internal verify error has occurred.
	Write error	1CH	Security data has already been set, or a write error has occurred.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX). Or, command other than status command has been received during command processing.
Time-out error [0	2]	-	The status frame was not received within the specified time.

### 7.15.4 Flowchart



#### 7.15.5 Sample program

The following shows a sample program for Security Set command processing.

```
/*
                                           */
                                           */
 /* Set security flag command (CSI)
                                           */
 /*
 */
 /* [i] u8 scf ... Security flag data
                                           */
 /* [r] u16
            ... error code
 ul6 fl_csi_setscf(u8 scf)
 {
    ul6 rc;
    /*
                                        */
        set params
    fl_cmd_prm[0] = 0x00;
                             // "BLK" (must be 0x00)
                              // "PAG" (must be 0x00)
    fl\_cmd\_prm[1] = 0x00;
    fl_txdata_frm[0] = (scf |= 0b11101000);
// "FLG" (upper 5bits must be '1' (to make sure))
    fl_txdata_frm[1] = 0x03;
                            // "BOT" (fixed 0x03)
    /*
       send command
                                   * /
    fl_wait(tCOM_CSI);
                              // wait before sending command frame
    put_cmd_csi(FL_COM_SET_SECURITY, 3, fl_cmd_prm);// send "Security Set" command
    fl wait(tWT13);
                              // wait
    rc = fl_csi_getstatus(tWT13_T0);
                             // get status frame
    switch(rc) {
        case FLC_NO_ERR:
                             break; // continue
    11
        case FLC_DFTO_ERR: return rc; break; // case [C]
                    return rc; break; // case [B]
        default:
    }
    /*
       send data frame (security setting data) */
    fl_wait(tFD3_CSI);
                             // wait before getting data frame
    put_dfrm_csi(2, fl_txdata_frm, true); // send data frame(Security data)
    fl_wait(tWT14);
    rc = fl_csi_getstatus(tWT14_MAX); // get status frame
    switch(rc) {
```

```
case FLC_NO_ERR:
                                break; // continue
   11
       case FLC_DFTO_ERR: return rc; break; // case [C]
        default: return rc; break; // case [B]
   }
   /*
                                      */
       Check internally verify
   fl_wait(tWT15);
   rc = fl_csi_getstatus(tWT15_MAX); // get status frame
11
   switch(rc) {
11
11
        case FLC_NO_ERR: return rc; break; // case [A]
11
        case FLC_DFTO_ERR: return rc; break; // case [C]
11
        default: return rc; break; // case [B]
  }
11
   return rc;
}
```

# CHAPTER 8 FLASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS

This chapter describes the parameter characteristics between the programmer and the 78K0/Lx3 in the flash memory programming mode.

Be sure to refer to the user's manual of the 78K0/Lx3 for electrical specifications when designing a programmer.

# 8.1 Flash Memory Programming Mode Setting Time

(TA = -40 to +85 °C, VDD = AVREF, VSS = AVSS = 0 V)

Parameter		Symbol	MIN.	TYP.	MAX.
V <sub>DD</sub> ↑ to FLMD0↑		top	1 ms		
FLMD0↑ to RESET↑		<b>t</b> PR	2 ms		
Count start time from RESET to FLME	00 <sup>Note 1</sup>	t <sub>RP</sub>	7.42 ms		
Count finish time from RESET↑ to FLMD0 <sup>Note 1</sup>		<b>t</b> RPE			33.8 ms
FLMD0 counter high-level/low-level width		tew	10 <i>μ</i> s		100 <i>μ</i> s
Wait for Reset command (CSI) Note 2		trc	55.56 ms		
Wait for low-level data 1 (UART) Note 2	X1 clock	tr1	55.62 ms + 2 <sup>16</sup> /fx		
	External main system clock, high-speed internal oscillator		55.62 ms		
Wait for low-level data 2 (UART) Note 2		t12	3.75 ms		
Wait for Read command (UART) Note 2		t2C	3.75 ms		
Width of low-level data 1/2 (UART)		t∟1, t∟2		Note 3	
FLMD0 counter rise/fall time		tR, t⊦			1 <i>µ</i> s

Notes 1. (7.42 ms + 33.8 ms)/2 is recommended as the standard value for the FLMD0 pulse input timing.

2. Make the programmer set the timeout period at 3 s or more.

**3.** The low-level width is the same as the 00H data width at 9,600 bps.

**Remark** The waits are defined as follows.

<tra (MIN.)>

The baud rate for the UART is generated based on the external clock.

Input pulses by making allowances for this specification and the oscillation stabilization time of the external clock used.

## 8.2 Programming Characteristics

 $(TA = -40 \text{ to } +85 \text{ }^{\circ}\text{C}, \text{ VDD} = \text{AV}_{\text{REF}}, \text{Vss} = \text{AV}_{\text{SS}} = 0 \text{ V})$ 

Wait	Condition	Symbol	Serial I/F	MIN.	MAX.
Between data frame transmission/reception	Data frame reception	tor	CSI	29.63 <i>µ</i> s	
			UART	26.25 μs	
	Data frame transmission	tот	CSI	23.13 <i>µ</i> s	
			UART	0 <sup>Note 1</sup>	
From Status command frame reception until status frame transmission	_	ts⊧	CSI	75.63 <i>μ</i> s	
From status frame transmission until data frame transmission (1)	_	tFD1 <sup>Note 2</sup>	CSI	13502.75 <i>μ</i> s	
			UART	0 <sup>Note 1</sup>	
From status frame transmission until	Silicon signature data	t <sub>FD2</sub>	CSI	86.63 <i>µ</i> s	
data frame transmission (2)	Version data			61.00 <i>µ</i> s	
	-		UART	0 <sup>Note 1</sup>	
From status frame transmission until	-	<b>t</b> FD3	CSI	3.075 <i>μ</i> s	
data frame reception			UART	29.63 <i>µ</i> s	
From status frame transmission until	-	tсом	CSI	36.00 <i>µ</i> s	
command frame reception			UART	34.88 μS Note 1	

**Notes 1.** Set the programmer "Continuation Receive enable". And, make the programmer set the timeout period at 3 s or more.

2. Time for one block transmission

**Remark** The waits are defined as follows.

<tdr, tfd3, tcom>

The 78K0/Lx3 is readied for the next communication after the MIN. time has elapsed after completion of the previous communication.

The programmer must transmit the next data between the MIN. and MAX. times after completion of the previous communication.

<tDT, tSF, tFD1, tFD2>

The 78K0/Lx3 is readied for the next communication after the MIN. time has elapsed after completion of the previous communication.

The programmer must receive the next data between the MIN. and MAX. times after completion of the previous communication.

In the CSI communication mode, the programmer must issue the status command after MIN. time has elapsed. If the ACK is not returned, do not repeat the status check by the programmer, and execute error handling (a timeout processing, etc).

Command	Symbol	Serial I/F	MIN.	MAX.
Reset	twтo	CSI	55.68	
		UART	Note 1	
Chip Erase	twr1	-	92770.88 + 11788.875 × total number of blocks	945798.50 + 165043.25 × total number of blocks
Block Erase	twt2 <sup>Note 2</sup>	-	316.75 + 13522 × execution count of simultaneous selection and erasure + 11788.875 × number of blocks to be erased	316.75 + 190196 × execution count of simultaneous selection and erasure + 164444.5 × number of blocks to be erased
Programming	twтз	CSI	283.38	
		UART	Note 1	
	twT4 Note 3	_	12781.25	140019.13
	tw15 <sup>Note 4, 7</sup>	CSI	24286.88	24393.63
		UART	Note 5	24393.50
	twt5 <sup>Note 4, 8</sup>	CSI	103518.00	776321.25
		UART	Note 5	776321.25
Verify	twr6	CSI	184.50	
		UART	Note 1	
	twT7 <sup>Note 3</sup>	CSI	2848.88	
		UART	Note 6	
Block Blank Check	twts <sup>Note 4</sup>	CSI	11455.50	13746.63
		UART	Note 1	13746.63
Oscillating	twтэ	CSI	313.38	
Frequency Set		UART	Note 1	
Silicon Signature	twT11	CSI	253.38	
		UART	Note 1	
Version Get	twr12	CSI	82.38	
		UART	Note 1	
Security Set	twr13	CSI	165.88	
		UART	Note 1	
	twT14	_	27858.38	375030.00
	twr15	CSI	51405.50	382672.38
		UART	Note 1	382672.38
Checksum	tw⊤16	CSI	163.25	
		UART	Note 1	

**Notes 1.** Set the programmer "Receive enable" before sending command frame. And, make the programmer set the timeout period at 3 s or more.

- **2.** See the supplement on the following pages for the calculation method of the execution count of simultaneous selection and erasure.
- **3.** Time for 256-byte data transmission
- 4. Time for one block transmission
- 5. Set the programmer "Continuation Receive enable". And, make the programmer set the timeout period at 3 s or more.
- 6. Set the programmer "Receive enable" before sending data frame. And, make the programmer set the timeout period at 3 s or more.

## Notes 7. Other than block 0

- 8. Block 0
- **Remark** The waits are defined as follows.

<twro to twr9, twr11 to twr16>

- The item where the MAX./MIN. values are specified
  - The 78K0/Lx3 completes command processing between the MIN. and MAX. times.
  - If the 78K0/Lx3 was not completed processing within the MAX. time, execute error handling (timeout processing, etc).
  - The programmer must repeat the status check between the MIN. and MAX. times.
- The item where only the MIN. value is specified
  - In the CSI communication mode, the programmer must issue the status command after MIN. time has elapsed.

If the ACK is not returned, do not repeat the status check by the programmer, and execute error handling (a timeout processing, etc).

Supplement Simultaneous selection and erasure performed by Block Erase command

The Block Erase command of the 78K0/Lx3 is executed by repeating "simultaneous selection and erasure", which erases multiple blocks simultaneously.

The wait time inserted during Block Erase command execution is therefore equal to the total execution time of "simultaneous selection and erasure".

To calculate the "total execution time of simultaneous selection and erasure", the execution count (M) of the simultaneous selection and erasure must first be calculated.

"M" is calculated by obtaining the number of blocks to be erased simultaneously (number of blocks to be selected and erased simultaneously).

The following describes the method for calculating the number of blocks to be selected and erased simultaneously and the execution count (M).

## (1) Calculation of number of blocks to be selected and erased simultaneously

The number of blocks to be selected and erased simultaneously should be 1, 2, 4, 8, 16, 32, 64, or 128, depending on which satisfies all of the following conditions.

## [Condition 1]

(Number of blocks to be erased)  $\geq$  (Number of blocks to be selected and erased simultaneously)

## [Condition 2]


(Start block number)  $\div$  (Number of blocks to be selected and erased simultaneously) = Remainder is 0

## [Condition 3]

The maximum value among the values that satisfy both Conditions 1 and 2

## (2) Calculation of the execution count (M) of simultaneous selection and erasure

Calculation of the execution count (M) is illustrated in the following flowchart.



**Note** Based on the maximum value of SSER\_BKNUM (128), obtain the value that satisfies Conditions 1 and 2 by executing SSER\_BKNUM ÷ 2; Condition 3 is then satisfied.

- **Example 1** Erasing blocks 1 to 127 (N (number of blocks to be erased) = 127)
  - <1> The first start block number is 1 and the number of blocks to be erased is 127; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, 32, 64, and 128. Moreover, the value that satisfies Condition 2 is 1 and the value that satisfies Condition 3 is 1, so the number of blocks to be selected and erased simultaneously is 1; only block 1 is then erased.
  - <2> After block 1 is erased, the next start block number is 2 and the number of blocks to be erased is 126; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, 32, and 64. Moreover, the values that satisfy Condition 2 are 1 and 2, the value that satisfies Condition 3 is 2, so the number of blocks to be selected and erased simultaneously is 2; blocks 2 and 3 are then erased.
  - <3> After blocks 2 and 3 are erased, the next start block number is 4 and the number of blocks to be erased is 124; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, 32, and 64. Moreover, the values that satisfy Condition 2 are 1, 2, and 4, the value that satisfies Condition 3 is 4, so the number of blocks to be selected and erased simultaneously is 4; blocks 4 to 7 are then erased.
  - <4> After blocks 4 to 7 are erased, the next start block number is 8 and the number of blocks to be erased is 120; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, 32, and 64. Moreover, the values that satisfy Condition 2 are 1, 2, 4, and 8, the value that satisfies Condition 3 is 8, so the number of blocks to be selected and erased simultaneously is 8; blocks 8 to 15 are then erased.


<5> After blocks 8 to 15 are erased, the next start block number is 16 and the number of blocks to be erased is 112; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, 32, and 64. Moreover, the values that satisfy Condition 2 are 1, 2, 4, 8, and 16, the value that satisfies Condition 3 is 16, so the number of blocks to be selected and erased simultaneously is 16; blocks 16 to 31 are then erased. After blocks 16 to 31 are erased, the next start block number is 32 and the number of blocks to be erased is 96; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, 32, and 64. Moreover, the values that satisfy Condition 2 are 1, 2, 4, 8, 16, and 32, the value that satisfies Condition 3 is 32, so the number of blocks to be selected and erased simultaneously is 32; blocks 32 to 63 are then erased.

<6> After blocks 32 to 63 are erased, the next start block number is 64 and the number of blocks to be erased is 64; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, 32, and 64. Moreover, the values that satisfy Condition 2 are 1, 2, 4, 8, 16, 32, and 64, the value that satisfies Condition 3 is 64, so the number of blocks to be selected and erased simultaneously is 64; blocks 64 to 127 are then erased.

Therefore, simultaneous selection and erasure is executed seven times (1, 2 and 3, 4 to 7, 8 to 15, 16 to 31, 32 to 63, and 64 to 127) to erase blocks 1 to 127, so M = 7 is obtained.

Block configuration when executing simultaneous selection and erasure (when erasing blocks 1 to 127)







- **Example 2** Erasing blocks 5 to 10 (N (number of blocks to be erased) = 6)
  - <1> The first start block number is 5 and the number of blocks to be erased is 6; the values that satisfy Condition 1 are therefore 1, 2, and 4. Moreover, the value that satisfies Condition 2 is 1 and the value that satisfies Condition 3 is 1, so the number of blocks to be selected and erased simultaneously is 1; only block 5 is the erased.
  - <2> After block 5 is erased, the next start block number is 6 and the number of blocks to be erased is 5; the values that satisfy Condition 1 are therefore 1, 2, and 4. Moreover, the values that satisfy Condition 2 are 1 and 2, the value that satisfies Condition 3 is 2, so the number of blocks to be selected and erased simultaneously is 2; blocks 6 and 7 are then erased.
  - <3> After blocks 6 and 7 are erased, the next start block number is 8 and the number of blocks to be erased is 3; the values that satisfy Condition 1 are therefore 1 and 2. Moreover, the values that satisfy Condition 2 are 1 and 2, the value that satisfies Condition 3 is 2, so the number of blocks to be selected and erased simultaneously is 2; blocks 8 and 9 are then erased.
  - <4> After blocks 8 and 9 are erased, the next start block number is 10 and the number of blocks to be erased is 1; the value that satisfies Condition 1 is therefore 1. This also satisfies Conditions 2 and 3, so the number of blocks to be selected and erased simultaneously is 1; block 10 is then erased.

Therefore, simultaneous selection and erasure is executed four times (5, 6 and 7, 8 and 9, and 10) to erase blocks 5 to 10, so M = 4 is obtained.

Block configuration when executing simultaneous selection and erasure (when erasing blocks 5 to 10)

<Block number>






Application Note U18954EJ1V0AN

- **Example 3** Erasing blocks 25 to 73 (N (number of blocks to be erased) = 49)
  - <1> The first start block number is 25 and the number of blocks to be erased is 49; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, and 32. Moreover, the value that satisfies Condition 2 is 1 and the value that satisfies Condition 3 is 1, so the number of blocks to be selected and erased simultaneously is 1; only block 25 is then erased.
  - <2> After block 25 is erased, the next start block number is 26 and the number of blocks to be erased is 48; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, and 32. Moreover, the values that satisfy Condition 2 are 1 and 2, the value that satisfies Condition 3 is 2, so the number of blocks to be selected and erased simultaneously is 2; blocks 26 and 27 are then erased.
  - <3> After blocks 26 and 27 are erased, the next start block number is 28 and the number of blocks to be erased is 46; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, and 32. Moreover, the values that satisfy Condition 2 are 1, 2, and 4, the value that satisfies Condition 3 is 4, so the number of blocks to be selected and erased simultaneously is 4; blocks 28 to 31 are then erased.
  - <4> After blocks 28 to 31 are erased, the next start block number is 32 and the number of blocks to be erased is 42; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, and 32. Moreover, the values that satisfy Condition 2 are 1, 2, 4, 8, and 32, the value that satisfies Condition 3 is 32, so the number of blocks to be selected and erased simultaneously is 32; blocks 32 to 63 are then erased.
  - <5> After blocks 32 to 63 are erased, the next start block number is 64, and the number of blocks to be erased is 10; the values that satisfy Condition 1 are therefore 1, 2, 4, and 8. Moreover, the values that satisfy Condition 2 are 1, 2, 4, and 8, the value that satisfies Condition 3 is 8, so the number of blocks to be selected and erased simultaneously is 8; blocks 64 to 71 are then erased.
  - <6> After blocks 64 to 71 are erased, the next start block number is 72, and the number of blocks to be erased is 2; the values that satisfy Condition 1 are therefore 1 and 2. Moreover, the values that satisfy Condition 2 are 1 and 2, the value that satisfies Condition 3 is 2, so the number of blocks to be selected and erased simultaneously is 2; blocks 72 and 73 are then erased.

Therefore, simultaneous selection and erasure is executed six times (25, 26 and 27, 28 to 31, 32 to 63, 64 to 71, and 72 and 73) to erase blocks 25 to 73, so M = 6 is obtained.

Block configuration when executing simultaneous selection and erasure (when erasing blocks 25 to 73)






<Range of blocks that can be selected and erased simultaneously>

## 8.3 UART Communication Mode


(a) Data frame




(b) Programming mode setting



(c) Reset command




(d) Chip Erase command/Block Erase command/ Block Blank Check command/Oscillating Frequency Set command




Remark TxD: TxD6 RxD: RxD6


## (e) Silicon Signature command/Version Get command




## (f) Checksum command



## (g) Programming command




(h) Verify command






(i) Security Set command




(j) Wait before command frame transmission




Remark TxD: TxD6 RxD: RxD6


## 8.4 3-Wire Serial I/O Communication Mode




## (b) Programming mode setting




(c) Reset command




(d) Chip Erase command/Block Erase command/ Block Blank Check command/Oscillating Frequency Set command




Remark SCK: SCK10 SO: SO10 SI: SI10 (e) Silicon Signature command/Version Get command



(f) Checksum command




(g) Programming command




 Remark
 SCK: SCK10

 SO: SO10
 SI: SI10


(h) Verify command



(i) Security Set command



(j) Wait before command frame transmission




Remark SCK: SCK10 SO: SO10 SI: SI10


# APPENDIX A CIRCUIT DIAGRAMS (REFERENCE)


Figure A-1 to A-4 show circuit diagrams of the programmer and the 78K0/Lx3, for reference.


APPENDIX A CIRCUIT DIAGRAM (REFERENCE)

# [MEMO]









## 203

For further information, please contact:

**NEC Electronics Corporation** 

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111 http://www.necel.com/

#### [America]

## NEC Electronics America, Inc.

2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A. Tel: 408-588-6000 800-366-9782 http://www.am.necel.com/

#### [Europe]

#### NEC Electronics (Europe) GmbH Arcadiastrasse 10

40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/

#### Hanover Office

Podbielskistrasse 166 B 30177 Hannover Tel: 0 511 33 40 2-0

Munich Office Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

#### Stuttgart Office

Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

## United Kingdom Branch

Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

#### **Succursale Française** 9, rue Paul Dautier, B.P. 52

9, rue Paul Dautier, B.P. 52 78142 Velizy-Villacoublay Cédex France Tel: 01-3067-5800

Sucursal en España Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787

## Tyskland Filial

Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 638 72 00

#### Filiale Italiana Via Fabio Filzi, 25/A

20124 Milano, Italy Tel: 02-667541

#### **Branch The Netherlands**

Steijgerweg 6 5616 HS Eindhoven The Netherlands Tel: 040 265 40 10

#### [Asia & Oceania]

NEC Electronics (China) Co., Ltd 7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: 010-8235-1155 http://www.cn.necel.com/

### Shanghai Branch

Room 2509-2510, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai, P.R.China P.C:200120 Tel:021-5888-5400 http://www.cn.necel.com/

#### Shenzhen Branch

Unit 01, 39/F, Excellence Times Square Building, No. 4068 Yi Tian Road, Futian District, Shenzhen, P.R.China P.C:518048 Tel:0755-8282-9800 http://www.cn.necel.com/

#### NEC Electronics Hong Kong Ltd.

Unit 1601-1613, 16/F, Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

#### NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-8175-9600 http://www.tw.necel.com/

#### NEC Electronics Singapore Pte. Ltd.

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/

#### NEC Electronics Korea Ltd.

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737 http://www.kr.necel.com/

G0706