Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



Application Note

78K0/Kx2-L

Sample Program (Serial Interface IICA)

Slave Communication

This document describes an operation overview of the sample program and how to use it, as well as how to set up and use serial interface IICA. In the sample program, 16 bytes of data are transmitted and received via the I²C bus in slave operation.

Target devices

78K0/KY2-L microcontroller 78K0/KA2-L microcontroller 78K0/KB2-L microcontroller 78K0/KC2-L microcontroller

CONTENTS

CHAPTER 1 OVERVIEW	3
1.1 Primary Initial Settings	4
1.2 Processing After Main Loop	4
CHAPTER 2 CIRCUIT DIAGRAM	5
2.1 Circuit Diagram	5
2.2 Used Device Other than Microcontroller	6
CHAPTER 3 SOFTWARE	7
3.1 Included Files	7
3.2 Internal Peripheral Functions to Be Used	7
3.3 Initial Settings and Operation Overview	8
3.4 Flow Charts	
CHAPTER 4 SETTING METHODS	
4.1 Setting up Serial Interface IICA	
4.2 Software Coding Example	25
CHAPTER 5 RELATED DOCUMENTS	
APPENDIX A PROGRAM LIST	30
APPENDIX B USING 78K0/KC2-L 44-PIN PRODUCTS	59
APPENDIX C REVISION HISTORY	60

Document No. U19691EJ1V0AN00 (1st edition)

Date Published September 2009 N

© NEC Electronics Corporation 2009 Printed in Japan

- The information in this document is current as of May, 2009. The information is subject to change
 without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets,
 etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or
 types are available in every country. Please check with an NEC Electronics sales representative for
 availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior
 written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
 appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. In addition, NEC Electronics products are not taken measures to prevent radioactive rays in the product design. When customers use NEC Electronics products with their products, customers shall, on their own responsibility, incorporate sufficient safety measures such as redundancy, fire-containment and anti-failure features to their products in order to avoid risks of the damages to property (including public or social property) or injury (including death) to persons, as the result of defects of NEC Electronics products.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and
 "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)


- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E0904E

CHAPTER 1 OVERVIEW

This sample program shows an example of using serial interface IICA. 16 bytes of data are transmitted and received via the I²C bus in slave operation.

[Operation overview]



Caution For a definition of the I²C bus, refer to the <u>78K0/Kx2-L User's Manual</u>.

1.1 Primary Initial Settings

The primary initial settings are as follows:

- <Option byte settings>
 - Allowing the internal low-speed oscillator to be programmed to stop
 - Disabling the watchdog timer
 - Setting the internal high-speed oscillation clock frequency to 8 MHz
 - Disabling LVI from being started by default
- <Settings during initialization immediately after a reset ends>
 - Specifying the ROM and RAM sizes
 - Setting up I/O ports
 - Checking whether VDD is 2.7 V or more by using the low-voltage detector^{Note 1}
 - Specifying that the CPU clock and peripheral hardware clock run on the internal high-speed oscillation clock (8 MHz)
 - Stopping the internal low-speed oscillator
 - Disabling peripheral hardware not to be used
 - Setting up serial interface IICA
 - Specifying fast mode as the operating mode and setting the transfer clock frequency to 400 kHz
 - Specifying A0H as the local address
 - Specifying that P60/SCLA0 and P61/SDAA0 are used for the I²C bus
 - Enabling the INTIICA0 interrupt Note 2
 - Enabling interrupts
- Notes 1. For details about the low-voltage detector, refer to the 78K0/Kx2-L User's Manual.
 - 2. In this sample program, the HALT mode is entered while the system waits for data communication to end, and the HALT mode is exited when the INTIICA0 interrupt is generated at the end of data communication. When adding other interrupts to this sample program, make sure that these interrupts do not affect the HALT mode from being exited when the INTIICA0 interrupt occurs.

1.2 Processing After Main Loop


After the initial settings have been specified, the STOP mode is entered. If a local address is received, the STOP mode is exited, and then I²C communication starts. During reception, up to 16 bytes of data are received and then saved in the RAM area. During transmission, received data is processed and then transmitted.

CHAPTER 2 CIRCUIT DIAGRAM

This chapter provides a circuit diagram used in this sample program.

2.1 Circuit Diagram

A circuit diagram is shown below.



Notes 1. This is shared with AVss in the 78K0/KY2-L and 78K0/KA2-L.

- 2. This is provided only in the 78K0/KB2-L and 78K0/KC2-L.
- Cautions 1. Use the microcontroller at a voltage in the range of 2.94 V \leq VDD \leq 5.5 V.
 - 2. Connect REGC to Vss via a capacitor (0.47 to 1 μ F).
 - 3. For the 78K0/KY2-L and 78K0/KA2-L, Vss is also used as the ground potential for the A/D converter. Be sure to connect Vss to a stable GND.
 - 4. Make the AVss pin have the same potential as Vss and connect it directly to GND (only for the 78K0/KB2-L and 78K0/KC2-L microcontrollers).
 - 5. Connect the AVREF pin directly to VDD.
 - 6. Handle unused pins that are not shown in the circuit diagram as follows:
 - I/O ports: Set them to output mode and leave them open (unconnected).
 - Input ports: Connect them independently to VDD or Vss via a resistor.
 - 7. Adjust the resistance of the pull-up resistors connected to the serial clock line and serial data bus line (enclosed in the dotted lines above) in accordance with the voltage and capacitance of the I^2C bus and the transfer clock. In this sample program, resistors with a resistance of 2 to 10 $k\Omega$ are used.
 - 8. In this sample program, the P121/X1/TOOLC0 and P122/X2/EXCLK/TOOLD0 pins are used for onchip debugging.

2.2 Used Device Other than Microcontroller

The following device is used in addition to the microcontroller:

(1) Master device

A device that performs master transmission and reception is used as the other party of I²C slave communication.

CHAPTER 3 SOFTWARE

This chapter describes the files included in the compressed file to be downloaded, internal peripheral functions of the microcontroller to be used, and initial settings and provides an operation overview of the sample program and the flow charts.

3.1 Included Files

The following table shows the files included in the compressed file to be downloaded.

File Name	Description	Compressed (*.2	zip) File Included
			₽M 0 32
main.asm (Assembly language version) main.c (C language version)	Source file for hardware initialization processing and main processing of microcontroller	Note	Note
op.asm	Assembler source file for setting the option byte (This file is used for setting up the watchdog timer and internal low-speed oscillator and selecting the internal high-speed oscillation clock frequency.)	•	•
Kx2-L_IICAS.prw	Work space file for integrated development environment PM+		•
Kx2-L_IICAS.prj	Project file for integrated development environment PM+		•

Note "main.asm" is included with the assembly language version, and "main.c" with the C language version.

Remark



: Only the source file is included.



: The files to be used with integrated development environment PM+ are included.

3.2 Internal Peripheral Functions to Be Used

The following internal peripheral functions of the microcontroller are used in this sample program.

(1) Peripheral hardware

Serial interface IICA: Performs l²C slave communication.
 Low-voltage detector: Checks whether VDD is 2.7 V or more.

(2) Pin functions

SCLA0/P60: Used as the I²C serial clock pin.
 SDAA0/P61: Used as the I²C serial data bus pin.

3.3 Initial Settings and Operation Overview

In this sample program, initial settings including the selection of the clock frequency, setting of the I/O ports, and setting of serial interface IICA are performed. After the initial settings have been specified, the STOP mode is entered. If a local address is received, the STOP mode is exited, and then I²C communication starts. During reception, up to 16 bytes of data are received and then saved in the RAM area. During transmission, received data is processed and then transmitted.


The details are described in the state transition diagram shown below.

Initial settings

- <Option byte settings>
- Allowing the internal low-speed oscillator to be programmed to stop
- Disabling the watchdog timer
- Setting the internal high-speed oscillation clock frequency to 8 MHz
- Disabling LVI from being started by default

<Settings during initialization immediately after a reset ends>


- Specifying the ROM and RAM sizes
- Setting up I/O ports
- Checking whether VDD is 2.7 V or more by using the low-voltage detector
- Specifying that the CPU clock and peripheral hardware clock run on the internal high-speed oscillation clock (8 MHz)
- Stopping the internal low-speed oscillator
- Disabling peripheral hardware not to be used
- Setting up serial interface IICA
 - Specifying fast mode as the operating mode and setting the transfer clock frequency to 400 kHz
 - Specifying A0H as the local address
 - Specifying that P60/SCLA0 and P61/SDAA0 are used for the I2C bus
 - Enabling the INTIICA0 interrupt
- Enabling interrupts





3.4 Flow Charts

The flow charts for the sample program are shown below.

<Initialization immediately after a reset ends>







- **Notes 1.** The option byte is automatically referenced by the microcontroller immediately after a reset ends. In this sample program, the following settings are specified using the option byte:
 - Allowing the internal low-speed oscillator to be programmed to stop
 - Disabling the watchdog timer
 - Setting the internal high-speed oscillation clock frequency to 8 MHz
 - Disabling LVI from being started by default
 - 2. P60/SCLA0 and P61/SDAA0 are specified as input ports so that port output does not affect the I²C bus.
 - 3. The low-voltage detector is enabled, and then the system is made to wait at least 10 μ s until the low-voltage detector stabilizes.
 - **4.** The HALT mode is entered during communication, and then exited when the INTIICA0 interrupt occurs at the end of communication.

CHAPTER 4 SETTING METHODS

This chapter describes how to set up serial interface IICA and provides software coding examples.

For other initial settings, refer to the <u>78K0/Kx2-L Sample Program (Initial Settings) LED Lighting Switch Control Application Note.</u>

For how to set registers, refer to the <u>78K0/Kx2-L User's Manual</u>.

For assembler instructions, refer to the <u>78K/0 Series Instructions User's Manual</u>.

4.1 Setting up Serial Interface IICA

Serial interface IICA uses the following eight registers:

- IICA control register 0 (IICACTL0)
- IICA flag register 0 (IICAF0)
- IICA control register 1 (IICACTL1)
- IICA low-level width setting register (IICWL)
- IICA high-level width setting register (IICWH)
- Port output mode register 6 (POM6)
- Port mode register 6 (PM6)
- Port register 6 (P6)

[Example of the setup procedure when using serial interface IICA for I²C slave communication]

(The same procedure is used in the sample program.)

- <1> Set bits 0 and 1 (PM60 and PM61) of PM6 to 1 (input mode). Note
- <2> Set up the transfer clock by using IICWL and IICWH.
- <3> Specify the local address by using SVA0.
- <4> Specify the conditions for starting I²C communication by using bit 1 (STCEN) of IICAF0.
- <5> Set bit 2 (ACKE0) of IICACTL0 to 1 (to enable acknowledge signals).
- <6> Set bit 3 (WTIM0) of IICACTL0 to 1 (to generate an interrupt request at the falling edge of the ninth clock cycle).
- <7> Set bit 4 (SPIE0) of IICACTL0 to 1 (to enable an interrupt request to be generated when a stop condition is detected).
- <8> Specify the operating mode and operation of the digital filter by using bit 3 (SMC0) and bit 2 (DFC0) of IICACTL1, respectively.
- <9> Set bit 7 (IICE0) of IICACTL0 to 1 (to enable the I2C bus).
- <10> Set bits 0 and 1 (POM60 and POM61) of POM6 to 1 (N-ch open-drain output (VDD withstand voltage) mode).
- <11> Set bits 0 and 1 (P60 and P61) of P6 to 1 (to output 1).
- <12> Clear bits 0 and 1 (PM60 and PM61) of PM6 to 0 (output mode).
- <13> Clear the INTIICA0 interrupt request (clear IICAIF0 to 0).
- <14> Enable the INTIICA0 interrupt (clear IICAMK0 to 0).
- <15> Enable interrupts (EI).
- <16> Set bit 7 (WUP) of IICACTL1 to 1 (to enable the wakeup function when an address match occurs in the STOP mode).

Note P60/SCLA0 and P61/SDAA0 are specified as input ports so that port output does not affect the I²C bus.

(1) IICA control register 0 (IICACTL0)

This register is used to enable/stop I²C operations, set wait timing, and set other I²C operations.

Figure 4-1. Format of IICA Control Register 0 (IICACTL0) (1/4)

IICE0	LREL0	WREL0	SPIE0	WTIM0	ACKE0	STT0	SPT0
	WREL0 ^{Note}	1			Wait cancellat	ion	
	0	Do not car	ncel wait		vait caricellat	1011	
	1			a is automatica	ally cleared afte	er wait is cance	led.
		L0 is set (wai	it canceled) du	ring the wait p		th clock pulse	in the transmission status
	, ,	or clearing (W		<u> </u>	1	r setting (WRE	L0 = 1)
	AutomationReset	cally cleared a	fter execution		Set by instr	ruction	
	LREL0 ^{Note 1}			Exit	from commun	ications	
	0 Normal operation						
	1	automaticality uses in The SCLAThe follow cleared to	ally cleared to clude cases in 0 and SDAA0 ring flags of IIC 0.	0 after being e which a locall lines are set to A control regis	xecuted. y irrelevant ext o high impedar ster 0 (IICACTI	ension code ha	This setting is as been received. atus register 0 (IICAS0) are • STD0
	entry condiAfter a stoAn addressCondition for	y mode following exit from communications remains in effect until the following communications are met. pp condition is detected, restart is in master mode. ss match or extension code reception occurs after the start condition. pr clearing (LREL0 = 0) Condition for setting (LREL0 = 1) eally cleared after execution					
		1					
	IICE0	The state of the s					
	0 Stop operation. Reset the IICA status			register 0 (IICA	AS0) ^{Note 2} . Stop	internal operation.	
	1 Enable operation.			AO l'acce and at high level			
	Be sure to set this bit (1) while the SCLA0 and SDAA						
		or clearing (IIC by instruction	SE0 = 0)		Condition for setting (IICE0 = 1) • Set by instruction		

- **Notes 1.** The signal of this bit is invalid while IICE0 is 0.
 - 2. The IICAS0 register, the STCF and IICBSY bits of the IICAF0 register, and the CLD0 and DAD0 bits of the IICACTL1 register are reset.

Caution The start condition is detected immediately after I²C is enabled to operate (IICE0 = 1) while the SCLA0 line is at high level and the SDAA0 line is at low level. Immediately after enabling I²C to operate (IICE0 = 1), set LREL0 (1) by using a 1-bit memory manipulation instruction.

Remark The values written in red in the above figure are specified in this sample program.

Figure 4-1. Format of IICA Control Register 0 (IICACTL0) (2/4) IICE0 SPIE0 **WTIM0** ACKE0 LREL0 WREL0 STT0 SPT0 ACKFO^{Notes 1, 2} Acknowledgment control Disable acknowledgment. 0 Enable acknowledgment. During the ninth clock period, the SDAA0 line is set to low level. Condition for clearing (ACKE0 = 0) Condition for setting (ACKE0 = 1) · Cleared by instruction · Set by instruction Reset WTIMO^{Note 1} Control of wait and interrupt request generation Interrupt request is generated at the eighth clock's falling edge. Master mode: After output of eight clocks, clock output is set to low level and wait is set. 0 Slave mode: After input of eight clocks, the clock is set to low level and wait is set for master device. Interrupt request is generated at the ninth clock's falling edge. Master mode: After output of nine clocks, clock output is set to low level and wait is set. 1 Slave mode: After input of nine clocks, the clock is set to low level and wait is set for master device. An interrupt is generated at the falling edge of the ninth clock during address transfer independently of the setting of this bit. The setting of this bit is valid when the address transfer is completed. When in master mode, a wait is inserted at the falling edge of the ninth clock during address transfers. For a slave device that has received a local address, a wait is inserted at the falling edge of the ninth clock after an acknowledge (ACK) is issued. However, when the slave device has received an extension code, a wait is inserted at the falling edge of the eighth clock. Condition for clearing (WTIM0 = 0) Condition for setting (WTIM0 = 1) · Cleared by instruction · Set by instruction Reset SPIE0^{Note 1} Enable/disable generation of interrupt request when stop condition is detected

	0	Disable	
	1	Enable	
	Condition for	clearing (SPIE0 = 0)	Condition for setting (SPIE0 = 1)
I	• Cleared by	instruction	Set by instruction
	 Reset 		
•	•		

Notes 1. The signal of this bit is invalid while IICE0 is 0. Set this bit during that period.

2. The set value is invalid during address transfer and if the code is not an extension code.

When the device serves as a slave and the addresses match, an acknowledgment is generated regardless of the set value.

Remark The values written in red in the above figure are specified in this sample program.

Figure 4-1. Format of IICA Control Register 0 (IICACTL0) (3/4)

	IICE0	LREL0	WREL0	SPIE0	WTIMO	ACKE0	STT0	SPT0
--	-------	-------	-------	-------	-------	-------	------	------

STT0 ^{Note}	Start	condition trigger	
0	Do not generate a start condition.		
1	is changed from high level to low level and the amount of time has elapsed, SCLA0 is changed. When a third party is communicating: • When communication reservation function Functions as the start condition reservation condition after the bus is released. • When communication reservation function	is enabled (IICRSV = 0) In flag. When set to 1, automatically generates a start is disabled (IICRSV = 1) In (1) to STT0 is cleared. No start condition is generated.	
For mas been cleFor mas during thCannot be	ared to 0 and slave has been notified of final rec	erated normally during the acknowledge period. Set to 1 k.	
	clearing (STT0 = 0)	Condition for setting (STT0 = 1)	
reservation Cleared by Cleared aff device Cleared by	setting STT0 to 1 while communication is prohibited. loss in arbitration er start condition is generated by master LREL0 = 1 (exit from communications) 0 = 0 (operation stop)	Set by instruction	

Note The signal of this bit is invalid while IICE0 is 0.

Remarks 1. Bit 1 (STT0) becomes 0 when it is read after data setting.

2. IICRSV: Bit 0 of IICA flag register 0 (IICAF0)
STCF: Bit 7 of IICA flag register 0 (IICAF0)

Figure 4-1. Format of IICA Control Register 0 (IICACTL0) (4/4)

	IICE0	LREL0	WREL0	SPIE0	WTIMO	ACKE0	STT0	SPT0
--	-------	-------	-------	-------	-------	-------	------	------

SPT0	Stop con	ndition trigger		
0	Do not generate a stop condition.			
1	,	device's transfer). the SCLA0 line to high level or wait until it goes to high upsed, the SDAA0 line changes from low level to high		
 Cautions concerning set timing For master reception: Cannot be set to 1 during transfer. Can be set to 1 only in the wait period when ACKE0 has been cleared to 0 and been notified of final reception. For master transmission: A stop condition cannot be generated normally during the acknowledge period. Therefore, set it during the wait period that follows output of the ninth clock. Cannot be set to 1 at the same time as STTO. SPT0 can be set to 1 only when in master mode^{Note}. When WTIM0 has been cleared to 0, if SPT0 is set to 1 during the wait period that follows output of eight note that a stop condition will be generated during the high-level period of the ninth clock. WTIM0 should changed from 0 to 1 during the wait period following the output of eight clocks, and SPT0 should be set the wait period that follows the output of the ninth clock. Setting SPT0 to 1 and then setting it again before it is cleared to 0 is prohibited. Condition for clearing (SPT0 = 0) 				
Condition fo	or clearing (SPT0 = 0)	ondition for setting (SPT0 = 1)		
AutomaticalCleared by	y loss in arbitration ally cleared after stop condition is detected y LREL0 = 1 (exit from communications) E0 = 0 (operation stop)	Set by instruction		

Note Set SPT0 to 1 only in master mode. However, SPT0 must be set to 1 and a stop condition generated before the first stop condition is detected following the switch to the operation enabled status.


Caution When bit 3 (TRC0) of the IICA status register 0 (IICAS0) is set to 1, WREL0 is set to 1 during the ninth clock and wait is canceled, after which TRC0 is cleared and the SDAA0 line is set to high impedance.

Remark Bit 0 (SPT0) becomes 0 when it is read after data setting.

(2) IICA flag register 0 (IICAF0)

This register sets the operating mode of I²C and indicates the status of the I²C bus.

Figure 4-2. Format of IICA Flag Register 0 (IICAF0)



Note Bits 7 and 6 are read-only.

Cautions 1. Write to STCEN only when the operation is stopped (IICE0 = 0).

- As the bus release status (IICBSY = 0) is recognized regardless of the actual bus status when STCEN = 1, when generating the first start condition (STT0 = 1), it is necessary to verify that no third party communications are in progress in order to prevent such communications from being destroyed.
- 3. Write to IICRSV only when the operation is stopped (IICE0 = 0).
- 4. Be sure to clear bits 5 to 2 to "0".


Remark STT0: Bit 1 of IICA control register 0 (IICACTL0)

IICE0: Bit 7 of IICA control register 0 (IICACTL0)

(3) IICA control register 1 (IICACTL1)


This register is used to set the operating mode of I²C and detect the statuses of the SCLA0 and SDAA0 pins.

Figure 4-3. Format of IICA Control Register 1 (IICACTL1)



Notes 1. Bits 5 and 4 are read-only.

2. The status of IICAS0 must be checked and WUP must be set during the period shown below.



Caution Be sure to clear bits 6, 1, and 0 to "0".

Remarks 1. IICE0: Bit 7 of IICA control register 0 (IICACTL0)

2. The values written in red in the above figure are specified in this sample program.

(4) IICA low-level width setting register (IICWL), IICA high-level width setting register (IICWH)

The IICA low-level width setting register (IICWL) is used to set the low-level width (tLow) of the SCLA0 pin signal that is output by serial interface IICA being in master mode.

The IICA high-level width setting register (IICWH) is used to set the high-level width (thigh) of the SCLA0 pin signal that is output by serial interface IICA being in master mode.

Figure 4-4. Format of IICA Low-Level Width Setting Register (IICWL)





Figure 4-5. Format of IICA High-Level Width Setting Register (IICWH)



The slave transfer clock is set up as follows by using the IICWL and IICWH registers: (The values are rounded to the nearest integer.)

• Fast mode

IICWL = 1.3
$$\mu$$
s × fprs
IICWL = (1.2 μ s – tr – tF) × fprs

Standard mode

IICWL = 4.7
$$\mu$$
s × fprs
IICWL = (5.3 μ s – tr – tr) × fprs

Caution The transfer clock frequency range that can be specified varies depending on the operating mode.

Standard mode: 0 to 100 kHz Fast mode: 0 to 400 kHz

Remarks 1. tr: Falling time of the SDAA0 and SCLA0 signals

 $t_{\mbox{\scriptsize R}}\mbox{:}\quad \mbox{Rising time of the SDAA0 and SCLA0 signals}$

(For details about tr and tr, see the electrical specifications in the 78K0/Kx2-L User's Manual.)


fprs: Peripheral hardware clock frequency

2. In this sample program, IICWL is set to 10 and IICWH is set to 8.

(5) Port output mode register 6 (POM6)

This register sets the output mode of P60 and P61 in 1-bit units. During I²C communication, set SCLA0/P60 and SDAA0/P61 to N-ch open drain output (VDD tolerance) mode.

Figure 4-6. Format of Port Output Mode Register 6 (POM6)



Note 78K0/KC2-L only

Caution Be sure to clear the following bits to 0:


78K0/KY2-L, 78K0/KA2-L, 78K0/KB2-L: Bits 7 to 2 78K0/KC2-L: Bits 7 to 4

(6) Port register 6 (P6)

This register writes the data to be output from the chip if port 6 is specified to output data.

If using the P60/SCLA0 pin as a clock signal I/O pin and the P61/SDAA0 pin as a serial data I/O pin, set the P60 and P61 output latches to 1.

Figure 4-7. Format of Port Register 6 (P6)



Note 78K0/KC2-L only

Caution Be sure to clear the following bits to 0:

78K0/KY2-L, 78K0/KA2-L, 78K0/KB2-L: Bits 7 to 2 78K0/KC2-L: Bits 7 to 4

(7) Port mode register 6 (PM6)

This register sets the input/output of port 6 in 1-bit units.

If using the P60/SCLA0 pin as a clock signal I/O pin and the P61/SDAA0 pin as a serial data I/O pin, clear PM60 and PM61 to 0.

Set IICE0 (bit 7 of IICA control register 0 (IICACTL0)) to 1 before setting the output mode because the P60/SCLA0 and P61/SDAA0 pins output a low level (fixed) when IICE0 is 0.

PM63^{Note} PM62^{Note} 1 1 1 1 PM61 **PM60** PM6n P6n pin I/O mode selection (n = 1, 0) 0 Output mode (output buffer on) 1 Input mode (output buffer off) PM6n P6n pin I/O mode selection (n = 3, 2)^{Note} 0 Output mode (output buffer on) 1 Input mode (output buffer off)

Figure 4-8. Format of Port Mode Register 6 (PM6)

Note 78K0/KC2-L only

Caution Be sure to set the following bits to 1:

78K0/KY2-L, 78K0/KA2-L, 78K0/KB2-L: Bits 7 to 2 78K0/KC2-L: Bits 7 to 4

4.2 Software Coding Example

The initialization of serial interface IICA, slave transmission, and slave reception performed by the 78K0/KC2-L source program are shown below as a software coding example.

(1) Assembly language


<1> Initializing serial interface IICA (common to slave transmission and slave reception)

```
XMAIN CSEG
                UNIT
IRESET:
                                P60/SCLA0 and P61/SDAA0 are specified as input ports
· · · (Omitted) · · ·
                                    so that port output does not affect the I2C bus.
                        #11110011B
                PM6
                                                ; Specify P60 and P61 as input ports (to prevent
the I2C bus from being affected)
                                 Set the transfer clock
                                 frequency to 400 kHz.
 · · · (Omitted) ·
                IICWL, #10
        MOV
                                                ; Specify the low-level width
                                                  Specify the high-level width
        MOV
                IICWH, #8
                                Specify A0H as
                               the local address
                SVA0 🕕 #A0H
        MOV
                                                ; Specify the local address
                                                                                   Specify the conditions
                                                                                       for starting I2C
                                                                                      communication.
                IICAF0, #0000000B ◀
        MOV
                                                ; IICA flag register 0
                       Enable acknowledge signals, specify an interrupt request to be generated at the falling edge of the
· · · (Omitted) ·
                      ninth clock cycle, and enable an interrupt request to be generated when a stop condition is detected.
                IICACTL0,#00011100B 4
        MOV
                                                ; IICA control register 0
                                                Specify fast mode as the operating mode
                                                      and enable the digital filter.
· · · (Omitted) · · ·
                IICACTL1, #00001100B 4
                                                ; IICA control register 1
        MOV
                          Enable the I2C bus.
· · · (Omitted) · · ·
                                                ; Enable I2C
                                                    Specify P60/SCLA0 and P61/SDAA0
                                                        to be used for the I2C bus.
        ; Enable I2C bus output
                        #0000011B
                                                ; Set P60/SCLA0 and P61/SDAA0 to N-ch open-drain
                                                  output mode
        MOV
                        #0000011B
                P6,
                                                ; Set the P60/SCLA0 and P61/SDAA0 output latches
to high level
                        #11110000B
                                                  Specify P60/SCLA0 and P61/SDAA0 as output ports
        MOV
                PM6
                                                ; Clear the INTIICAO interrupt request
                IICAIF0
                                                ; Enable the INTIICAO interrupt
                                Enable the
                            INTIICA0 interrupt.
 · · · (Omitted) · · ·
        SET1
                WUP
                                                ; Enable the wakeup function
                                                ; Make the system wait (3 clocks or more)
        NOP
        NOP
        STOP
                                                ; Enter the STOP mode
                                     Set up the wakeup function and then make
                                     the system enter the STOP mode.
```

<2> Slave transmission

```
MMAIN_LOOP:
                                Start slave transmission.
· · · (Omitted) · · ·
       VOM
              Α,
                     [HL]
                                    ; Read the received data
       ADD
                     #010H
                                    ; Create transmission data (received data + 10H)
              Α,
       MOV
              IICA
                                    ; Start transmission
LMAIN300:
                                    ; Make the system wait until communication ends
       HALT
(enter the HALT mode)
                                  End slave transmission.
· · · (Omitted) · · ·
       BT
              ACKDO, $LMAIN310
                                   /; Has an acknowledge signal been detected? Yes,
                                    ; The communication mode flag indicates that data
       CLR1
              FMODE
is not being communicated
                                    ; Make the system exit the wait status
       SET1 WREL0
LMAIN310:
```

<3> Slave reception



(2) C language

<1> Initializing serial interface IICA (common to slave transmission and slave reception)

```
void hdwinit(void){
                                P60/SCLA0 and P61/SDAA0 are specified as input ports
                                     so that port output does not affect the I2C bus.
 · · · (Omitted) · · ·
PM6
      = 0b11110011;
                                       /* Specify P60 and P61 as input ports (to prevent the
I2C bus from being affected) */
 · · · (Omitted) · · ·
                    Set the transfer clock
                    frequency to 400 kHz.
                                          Specify the low-level width */
IICWL = 10;
IICWH = 8;
                                           Specify the high-level width */
                       Specify A0H as the
                         local address.
SVA0 = 0xA0;
                                          Specify the local address */
                                                      Specify the conditions for starting I<sup>2</sup>C communication.
IICAF0 = 0b000000000;
                                       /* IICA flag register 0 */
                       Enable acknowledge signals, specify an interrupt request to be generated at the falling edge of the
 · · · (Omitted) ·
                      ninth clock cycle, and enable an interrupt request to be generated when a stop condition is detected.
                                       /* IICA control register 0 */
IICACTL0 = 0b00011100;
                                         Specify fast mode as the operating mode
 · · · (Omitted) · · ·
                                               and enable the digital filter.
IICACTL1 = 0b00001100; 4
                                       /* IICA control register 1 */
 ···(Omitted)··· Enable the I2C bus.
IICE0 = 1;
                                       /* Enable I2C */
                                     Specify P60/SCLA0 and P61/SDAA0 to be used for the I^2C bus.
  /* Enable I2C bus output *,
POM6 = 0b00000011;
                                       /* Set P60/SCLA0 and P61/SDAA0 to N-ch open-drain */
                                       /* output mode
      = 0b00000011;
                                       /* Set the P60/SCLA0 and P61/SDAA0 output latches to
high level */
                                       /* Specify P60/SCLA0 and P61/SDAA0 as output ports */
       = 0b11110000;
                                       /* Clear the INTIICAO interrupt request */
                                       /* Enable the INTIICAO interrupt */
IICAMK0
               = 0;
                          Enable the INTIICA0 interrupt.
 · · · (Omitted) · · ·
                /* Enable the wakeup function */
   NOP();
                /* Make the system wait (3 clocks or more) */
   NOP();
                               Set up the wakeup function and then make the system enter the STOP mode.
                   Enter the STOP mode */
```

<2> Slave transmission

<3> Slave reception

```
void main(void)
{

...(Omitted)...

WREL0 = 1;  /* Make the system exit the wait status */

    /* 1 byte is being received */
    while(!ucReady){
        HALT();  /* Make the system wait until communication ends (enter the HALT mode) */

...(Omitted)...

Read the received data.

ucRxBuffer[ucCounter] = IICA;  /* Read the received data */

...(Omitted)...

1 byte is received.

WREL0 = 1;  Make the system exit the wait status */
```

CHAPTER 5 RELATED DOCUMENTS

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

	Document Name		English
78K0/Kx2-L User's Man	ual		PDF
78K/0 Series Instruction	ns User's Manual		PDF
RA78K0 Assembler Pag	ckage User's Manual	Language	PDF
		Operation	PDF
CC78K0 C Compiler Us	er's Manual	Language	PDF
		Operation	PDF
PM+ Project Manager User's Manual			PDF
78K0/Kx2-L Application Note	Sample Program (Initial Settings) LED Lighting Switch Control		PDF

APPENDIX A PROGRAM LIST

As a program list example, the 78K0/KC2-L microcontroller source program is shown below.

main.asm (assembly language version)

```
NEC Electronics 78K0/KC2-L Series
 78KO/KC2-L Series Sample Program (Serial Interface IICA)
 Slave Communication
 ;<<History>>
     2009.1.--
              Release
 ;<<Overview>>
 ; This sample program presents an example of using serial interface IICA.
 ; 16 bytes of data are transmitted and received via the I2C bus in slave operation.
 ; <Primary initial settings>
 ; (Option byte settings)
 ; - Allowing the internal low-speed oscillator to be programmed to stop
 ; - Disabling the watchdog timer
 ; - Setting the internal high-speed oscillation clock frequency to 8 MHz
 ; - Disabling LVI from being started by default
 ; (Settings during initialization immediately after a reset ends)
 ; - Specifying the ROM and RAM sizes
 ; - Setting up I/O ports
 ; - Checking whether VDD is 2.7 V or more by using the low-voltage detector
 ; - Specifying that the CPU clock and peripheral hardware clock run on the internal
 ; high-speed oscillation clock (8 MHz)
 ; - Stopping the internal low-speed oscillator
 ; - Disabling peripheral hardware not to be used
 ; - Setting up serial interface IICA
 ; \rightarrow Specifying fast mode as the operating mode and setting the transfer clock
frequency to 400 kHz
 ; → Specifying AOH as the local address
    \rightarrow Specifying that P60/SCLA0 and P61/SDAA0 are used for the I2C bus
    → Enabling the INTIICAO interrupt
 ; - Enabling interrupts
```

```
; <Communication format>
    [Reception]
               ST + ADR/W + DT*16 + SP
    [Transmission] ST + ADR/R + DT*16 + SP
     ST : Start condition
     SP : Stop condition
     ADR/W : Slave address + W
     ADR/R : Slave address + R
     DT
        : Data
 ; <Address and data>
   Local address
                 : A0H
    Reception data : 16 bytes (any)
    Transmission data: 16 bytes (every received byte is incremented by 10H and then
transmitted)
 ; <I/O port settings>
 ; Output: P60, P61
   * Set all unused ports that can be specified as output ports as output ports.
 Vector table
 XVECT1
              CSEG AT
                         0000H
                        ;0000H RESET input, POC, LVI, WDT
    DW
          RESET_START
 XVECT2
              CSEG AT
                         0004H
                         ;0004H INTLVI
    DM
          IINIT
                         ;0006H INTP0
     DW
          IINIT
                         ;0008H INTP1
          IINIT
     DW
     DM
          IINIT
                         ;000AH INTP2
                         ;000CH INTP3
     DW
          IINIT
     DW
          IINIT
                         ;000EH INTP4
                         ;0010H INTP5
     DW
          IINIT
     DW
          IINIT
                         ;0012H INTSRE6
     DW
          IINIT
                         ;0014H INTSR6
                         ;0016H INTST6
     DW
          IINIT
          IINIT
                         ;0018H INTCSI10
     DW
     DW
          IINIT
                         ;001AH INTTMH1
```

```
;001CH INTTMH0
    DW
         IINIT
         IINIT
                          ;001EH INTTM50
    DW
    DM
         IINIT
                          ;0020H INTTM000
                          ;0022H INTTM010
    DW
         IINIT
         IINIT
                          ;0024H INTAD
    DW
                          ;0026H INTP6
    DW
         IINIT
         IINIT
                          ;0028H INTRTCI
    DW
    DW
         IINIT
                          ;002AH INTTM51
                          ;002CH INTKR
    DW
         IINIT
         IINIT
                          ;002EH INTRTC
    DW
    DW
         IINIT
                          ;0030H INTP7
         IINIT
                          ;0032H INTP8
    DW
                          ;0034H INTIICA0
         IINTIICA0
    DW
         IINIT
                          ;0036H INTCSI11
    DW
    DW
         IINIT
                          ;0038H INTP9
         IINIT
                          ;003AH INTP10
    DW
                          ;003CH INTP11
         IINIT
    DM
    DW
         IINIT
                          ;003EH BRK
Define the RAM data table
DRAM DSEG
         SADDR
RIICINFO:
         DS
FMODE
               EQU
                    RIICINFO.7 ; Communication mode flag
                          ; 0: Data is not being communicated
                          ; 1: Data is being communicated
                    RIICINFO.5 ; Ready flag
FREADY
               EOU
                          ; 0: Data cannot be communicated
                          ; 1: Data can be communicated
FDIR
               EQU
                    RIICINFO.6 ; Communication direction flag
                          ; 0: Reception
                          ; 1: Transmission
         EQU
               RIICINFO.4
                          ;Reserve
         EQU
               RIICINFO.3
                          ;Reserve
         EQU
               RIICINFO.2
                         ;Reserve
         EOU
               RIICINFO.1
                          ;Reserve
         EQU
               RIICINFO.0
                          ;Reserve
DRAMP
         DSEG
               SADDRP
RRXBUF:
                    16
                               ; Reception data save area (16 bytes)
RRXBUFE:
                          ; Last address of reception data save area + 1
```

32

```
Define the memory stack area
DSTK DSEG
      THRAM
STACKEND:
      DS 20H
               ; Memory stack area = 32 bytes
STACKTOP:
                ; Start address of the memory stack area
 Servicing interrupts by using unnecessary interrupt sources
 XMAIN
      CSEG UNIT
IINIT:
   If an unnecessary interrupt occurred, the processing branches to this line.
   The processing then returns to the initial original processing because no
processing is performed here.
   RETI
 Initialization after RESET
 RESET_START:
 :-----
   Disable interrupts
 ;-----
   DI
               ; Disable interrupts
 ;------
   Set up the register bank
 ;-----
   SEL
     RB0
                ; Set up the register bank
 ;-----
   Specify the ROM and RAM sizes
 ;-----
   Note that the values to specify vary depending on the model.
   Enable the settings for the model to use. (The uPD78F0588 is the default model.)
 :-----
   ; Setting when using uPD78F0581 or uPD78F0586
   ;MOV IMS, #042H
               ; Specify the ROM and RAM sizes
```

```
; Setting when using uPD78F0582 or uPD78F0587
          #004H
                  ; Specify the ROM and RAM sizes
  ; Setting when using uPD78F0583 or uPD78F0588
          #0C8H
                  ; Specify the ROM and RAM sizes
;------
  Initialize the stack pointer
:-----
  MOVW SP, #STACKTOP ; Initialize the stack pointer
;-----
  Initialize port 0
  MOV
      Р0,
          #00000000B ; Set the P00 to P02 output latches to low level
  VOM
      PMO, #11111000B ; Specify P00 to P02 as output ports
                  ; P00 to P02: Unused
;-----
  Initialize port 1
;-----
  VOM
      ADPC1, #00000111B ; Specify P10 to P12 as digital I/O ports
          #0000000B
                  ; Set the P10 to P17 output latches to low level
  MOV
      P1.
      PM1, #00000000B ; Specify P10 to P17 as output ports
  VOM
                  ; P10 to P17: Unused
;------
  Initialize port 2
VOM
      ADPCO, #11111111B ; Specify P20 to P27 as digital I/O ports
          #00000000B ; Set the P20 to P27 output latches to low level
      P2,
  VOM
  VOM
      PM2, #00000000B ; Specify P20 to P27 as output ports
                  ; P20 to P27: Unused
;------
  Initialize port 3
;-----
  VOM
      P3,
          #0000000B
                  ; Set the P30 to P33 output latches to low level
  VOM
      PM3,
         #11110000B ; Specify P30 to P33 as output ports
                   ; P30 to P33: Unused
;------
  Initialize port 4
;------
  VOM
      P4,
          #00000000B ; Set the P40 to P42 output latches to low level
  MOV PM4, #11111000B ; Specify P40 to P42 as output ports
                  ; P40 to P42: Unused
```

```
;------
    Initialize port 6
 ._____
    VOM
         PM6,
             #11110011B ; Specify P60 and P61 as input ports (to prevent the I2C
bus from being affected)
                       ; Specify P62 and P63 as output ports
    MOV
         P6, #0000000B
                       ; Set the P60 to P63 output latches to low level
                       ; P60: Use as SCLA0
                       ; P61: Use as SDAA0
                       ; P62 and P63: Unused
 :-----
    Initialize port 7
    MOV
             #00000000B ; Set the P70 to P75 output latches to low level
    VOM
         PM7, #11000000B ; Specify P70 to P75 as output ports
                       ; P70 to P75: Unused
 :-----
    Low-voltage detection
 ;-----
    The low-voltage detector is used to check whether VDD is 2.7 V or more.
 ;-----
    ; Set up the low-voltage detector
    SET1
        LVIMK
                       ; Disable the INTLVI interrupt
    CLR1 LVISEL
                       ; Specify VDD as the detection voltage
    VOM
         LVIS, #00001001B ; Set the low-voltage detection level (VLVI) to 2.84
±0.1 V
    CLR1 LVIMD
                       ; Specify that an interrupt signal is generated when a
low voltage is detected
    SET1 LVION
                       ; Enable low-voltage detection
    ; Make the system wait until the low-voltage detector stabilizes (10 us or more)
    MOV
         В,
                      ; Specify the number of counts
             #5
 HINI100:
    NOP
    DBNZ B,
             $HINI100
                     ; Has the wait period ended? No,
    ; Make the system wait until VLVI is less than or equal to VDD
 HINI110:
    NOP
    BT
         LVIF, $HINI110 ; VDD < VLVI? Yes,
    CLR1 LVION
                       ; Stop the low-voltage detector
 ;-----
    Specify the clock frequency
 :-----
    Specify the clock frequency so that the device can run on the internal high-speed
```

```
oscillation clock.
      VOM
            OSCCTL, #00000000B ; Clock operation mode
                    ||||+||+----- Be sure to clear this bit to 0
                    |||| ++---- RSWOSC/AMPHXT
                                 [XT1 oscillator oscillation mode selection]
                                  00: Low power consumption oscillation
                    IIIII
                                  01: Normal oscillation
                    1x: Ultra-low power consumption oscillation
                    ||++---- EXCLKS/OSCSELS
                                 [Subsystem clock pin operation setting]
                                  (P123/XT1, P124/XT2/EXCLKS)
                                  Specify the use of the pin as an I/O port pin by
specifying 000 by also using XTSTART
                    ++---- EXCLK/OSCSEL
                                  [High-speed system clock pin operation setting]
                                  (P121/X1, P122/X2/EXCLK)
                                   00: Input port
                                   01: X1 oscillation mode
                                  10: Input port
                                   11: External clock input mode
      VOM
            PCC,
                   #0000000B
                                ; Select the CPU clock (fCPU)
                    |||+|+++---- CSS/PCC2/PCC1/PCC0
                                 [CPU clock (fCPU) selection]
                    0000:fXP
                                  0001:fXP/2
                                  0010:fXP/2^2
                                   0011:fXP/2^3
                                  0100:fXP/2^4
                                  1000:fSUB/2
                                  1001:fSUB/2
                                  1010:fSUB/2
                                  1011:fSUB/2
                    1100:fSUB/2
                                   (Other than the above: Setting prohibited)
                    ||| +----- Be sure to clear this bit to 0
                    ||+---- CLS
                                 [CPU clock status]
                    |+---- XTSTART
                                  [Subsystem clock pin operation setting]
                                  Specify the use of the pin by also using EXCLKS and
OSCSELS
                    +----- Be sure to clear this bit to 0
                   #00000010B ; Select the operating mode of the internal oscillator
      VOM
            RCM,
                    |||||||+---- RSTOP
                                 [Internal high-speed oscillator oscillating/stopped]
```

```
0: Internal high-speed oscillator oscillating
                  1: Internal high-speed oscillator stopped
                  ||||||+---- LSRSTOP
                              [Internal low-speed oscillator oscillating/stopped]
                  0: Internal low-speed oscillator oscillating
                  1: Internal low-speed oscillator stopped
                  |+++++---- Be sure to clear this bit to 0
                  +---- RSTS
                              [Status of internal high-speed oscillator]
     MOV
           MOC,
                 #1000000B
                            ; Select the operating mode of the high-speed system
clock
                  |++++++ bit to 0
 ;
                  +---- MSTOP
                              [Control of high-speed system clock operation]
                               0: X1 oscillator operating/external clock from
                                 EXCLK pin is enabled
                               1: X1 oscillator stopped/external clock from
                                 EXCLK pin is disabled
                 #0000000B
     MOV
           MCM,
                            ; Select the clock to supply
                  [Clock supplied to main system and
                  peripheral hardware]
                               00: Main system clock (fXP)
                  = internal high-speed oscillation clock (fIH)
                  Peripheral hardware clock (fPRS)
                                   = internal high-speed oscillation clock (fIH)
                  01: Main system clock (fXP)
                  = internal high-speed oscillation clock (fIH)
                  Peripheral hardware clock (fPRS)
                  = internal high-speed oscillation clock (fIH)
                  10: Main system clock (fXP)
                                   = internal high-speed oscillation clock (fIH)
                  Peripheral hardware clock (fPRS)
                  = high-speed system clock (fIH)
                  11: Main system clock (fXP)
                                   = high-speed system clock (fIH)
                                  Peripheral hardware clock (fPRS)
                  = high-speed system clock (fIH)
                  |||| +---- MCS
                  [Main system clock status]
                  +++++---- Be sure to clear this bit to 0
     VOM
           PER0, #0000000B
                            ; Control the real-time counter control clock
                  |++++++ bit to 0
                  +---- RTCEN:
 ;
                              [Real-time counter control clock]
```

```
0: Stop supply of control clock
;
                           1: Supply control clock
;
;------
   Disable peripheral hardware not to be used
:-----
   ; 16-bit timer/event counter 00
   VOM
         TMC00, #00000000B ; Disable the counter
   ; 8-bit timer/event counters 50 and 51
   VOM
         TMC50, #00000000B
                        ; Disable timer 50
   VOM
         TMC51, #00000000B ; Disable timer 51
   ; 8-bit timer H0
   MOV
        TMHMD0,
                   #00000000B ; Stop the timer
   ; Real-time counter
   VOM
         RTCC0, #00000000B ; Stop the counter
   ; Clock output controller
         CKS, #0000000B ; Stop the clock frequency divider
   VOM
   ; A/D converter
         ADMO, #00000000B ; Stop A/D conversion
   VOM
   ; Operational amplifiers
         AMPOM, #00000000B ; Stop operational amplifier 0
   VOM
        AMP1M, #0000000B
                        ; Stop operational amplifier 1
   MOV
   ; Serial interface UART6
        ASIM6, #0000001B
   VOM
                        ; Disable the interface
   ; Serial interfaces CSI10 and CSI11
                  #00000000B ; Disable CSI10
   VOM
        CSIM10,
   VOM
         CSIM11,
                   #0000000B ; Disable CSI11
   ; Interrupts
   MVVOM
        MK0,
              #OFFFFH
                       ; Disable all interrupts
   MVVOM
        MK1,
              #OFFFFH
   VOM
        EGPCTL0, #00000000B ; Disable the detection of all external interrupts
        EGPCTL1, #00000000B ;
   VOM
   ; Key interrupts
   VOM
        KRM,
             #0000000B ; Disable all key interrupts
;------
   Set up serial interface IICA
;-----
```

```
- Specify fast mode as the operating mode and set the transfer clock frequency to
400 kHz
     - Specify AOH as the local address
 ;-----
     ; Set up the transfer clock
     MOV
           IICWL, #10
                           ; Specify the low-level width
     MOV
           IICWH, #8
                            ; Specify the high-level width
     MOV
           SVAO, #0A0H
                             ; Specify the local address
     VOM
           IICAF0,#0000000B ; IICA flag register 0
                  [Communication reservation function disable bit]
                  ;
                  0: Enable communication reservation
                  1: Disable communication reservation
                  [Initial start enable trigger]
                  0: After operation is enabled (IICE0 = 1), enable
                  generation of a start condition upon detection
                  of a stop condition
                               1: After operation is enabled (IICEO = 1), enable
                  generation of a start condition without
                  detecting a stop condition
                  | | ++++---- Be sure to clear this bit to 0
                   |+----- IICBSY <Read only>
                              [I2C bus status flag]
                               0: Bus release status (communication initial status
when STCEN = 1)
                               1: Bus communication status (communication initial
status when STCEN = 0)
                  +---- STCF < Read only>
                              [STT0 clear flag]
 ;
                               0: Generate start condition
 ;
                               1: Start condition generation unsuccessful:
                                  clear STTO flag
           IICACTL0,#00011100B ; IICA control register 0
     VOM
                    ||||||+---- SPT0
                    [Stop condition trigger]
                             0: Do not generate a stop condition
                              1: Generate a stop condition
                    |||||+---- STT0
                    [Start condition trigger]
                               0: Do not generate a start condition
                               1: Generate a start condition
                    |||||+---- ACKE0
                              [Acknowledgment control]
                    0: Disable acknowledgment
```

```
1: Enable acknowledgment
 ;
                     ||||+---- WTIMO
                                [Control of wait and interrupt request generation]
                                 0: Interrupt request is generated at the eighth
clock's falling edge
                     1: Interrupt request is generated at the ninth
 ;
clock's falling edge
                     |||+---- SPIE0
                                [Enable/disable generation of interrupt request
                     when stop condition is detected]
                     0: Disable
                                  1: Enable
                     ||+---- WRELO
                                [Wait cancellation]
                                 0: Do not cancel wait
                                 1: Cancel wait
                     |+---- LREL0
                                [Exit from communications]
                                 0: Normal operation
                                 1: This exits from the current communications and
sets standby mode
                     +---- IICE0
 ;
                                [I2C operation enable]
 ;
                                 0: Stop operation
                                 1: Enable operation
 ;
            IICACTL1,#00001100B ; IICA control register 1
      VOM
                     |||||++---- Be sure to clear this bit to 0
                     |||||+---- DFC0
                                [Digital filter operation control]
                                 0: Digital filter off
                     1: Digital filter on
                     ||||+---- SMC0
                     [Operating mode switching]
                                 0: Operates in standard mode
                     1: Operates in fast mode
                     |||+---- DAD0
                                [Detection of SDAO pin level (valid only when IICE =
1)]
                     0: The SDA0 pin was detected at low level
                     1: The SDAO pin was detected at high level
                     ||+---- CLD0
                     [Detection of SCLO pin level (valid only when IICE =
1)]
                                 0: The SCLO pin was detected at low level
                                 1: The SCLO pin was detected at high level
                     |----- Be sure to clear this bit to 0
                     +---- WUP
```

```
[Control of address match wakeup]
                          0: Stop operation of address match wakeup
                            function in STOP mode
                          1: Enable operation of address match wakeup
                            function in STOP mode
    SET1
         IICE0
                        ; Enable I2C
    ; Enable I2C bus output
    VOM
         POM6, #00000011B
                      ; Set P60/SCLA0 and P61/SDAA0 to N-ch open-drain
                        ; output mode
              #00000011B
                        ; Set the P60/SCLA0 and P61/SDAA0 output latches to high
    VOM
         P6,
level
    VOM
         PM6, #11110000B
                       ; Specify P60/SCLA0 and P61/SDAA0 as output ports
    CLR1
         IICAIF0
                        ; Clear the INTIICAO interrupt request
    CLR1
        IICAMK0
                        ; Enable the INTIICAO interrupt
 :-----
    Enable interrupts
 ;-----
    ΕI
                        ; Enable interrupts
    BR
        MMAIN_LOOP ; Go to the main loop
 Main loop
 ; Initialize the variables to use
         RIICINFO, #00011111B; The communication mode flag indicates that data is not
being communicated
                        ; The ready flag indicates that data cannot be
communicated
                        ; The communication direction flag indicates that data
is being received
 LMAIN010:
    BF
         FMODE, $LMAIN900 ; Is data being communicated? No,
    BF
         FDIR, $LMAIN500 ; Is transmission specified as the communication
direction? No,
    Transmission
 ;-----
```

```
LMAIN100:
      MVVOM
            HL,
                  #RRXBUF
                               ; Specify the start address of the reception data save
area
 LMAIN200:
                                ; Read the received data
      VOM
                   [HL]
                   #010H
                                ; Create transmission data (received data + 10H)
      ADD
            Α.
            IICA, A
      MOV
                                ; Start transmission
 LMAIN300:
      HALT
                                ; Make the system wait until communication ends (enter
the HALT mode)
      BF
            FMODE, $LMAIN900
                               ; Is data being communicated? No,
            FDIR, $LMAIN500
                               ; Has the communication direction changed? Yes,
      BF
            FREADY, $LMAIN300
                             ; Has 1 byte been transmitted? No,
      BF
      CLR1
            FREADY
                               ; The ready flag indicates that data cannot be
communicated
      BT
            ACKD0, $LMAIN310
                             ; Has an acknowledge signal been detected? Yes,
                                ; The communication mode flag indicates that data is not
      CL<sub>R</sub>1
            FMODE
being communicated
      SET1
            WREL0
                               ; Make the system exit the wait status
 LMAIN310:
      INCW
            _{\mathrm{HL}}
                                ; Go to the next reception data save area
      MVVOM
            AX,
                  _{\mathrm{HL}}
      CMPW
            AX,
                   #RRXBUFE
                                ; Have all save areas been referenced?
      BC.
            $LMAIN200
                                ; No,
 LMAIN320:
      BR
            LMAIN010
             ______
      Reception
 ;-----
 LMAIN500:
      MVVOM
           HL,
                  #RRXBUF
                               ; Specify the start address of the reception data save
area
 LMAIN600:
      SET1
            WRELO
                               ; Make the system exit the wait status
 LMAIN700:
      HALT
                                ; Make the system wait until communication ends (enter
the HALT mode)
      BF
            FMODE, $LMAIN900
                               ; Is data being communicated? No,
      BT
            FDIR, $LMAIN100
                               ; Reception? No,
      BF
            FREADY, $LMAIN700
                               ; Has 1 byte been received? No,
      VOM
            Α.
                  IICA
                                ; Read the received data
      VOM
            [HL], A
                                ; Save the received data
      CLR1
            FREADY
                                ; The ready flag indicates that data cannot be
communicated
      SET1
            WREL0
                                ; Make the system exit the wait status
      INCW
            HL
                                ; Go to the next reception data save area
```

```
WVOM
         AX,
              _{\mathrm{HL}}
                       ; Have all save areas been referenced?
     CMPW
         AX,
              #RRXBUFE
                        ; No,
     BC
         $LMAIN600
 LMAIN900:
     ; Communication standby status
     SET1
         WIIP
                        ; Enable the wakeup function
    NOP
                        ; Make the system wait (3 clocks or more)
    NOP
     STOP
                        ; Enter the STOP mode
         LMAIN010
    BR
 INTIICAO interrupt servicing (using the IICA communication end interrupt)
 IINTIICA0:
    CLR1
         WUP
                        ; Stop the wakeup function
                        ; Has a stop condition been detected? No,
     BF
         SPD0, $HIICA300
 ;-----
    When a stop condition is detected
 ;-----
         RIICINFO, #00011111B; The communication mode flag indicates that data is not
being communicated
                        ; The ready flag indicates that data cannot be
communicated
                        ; The communication direction flag indicates that data
is being received
    BR
         HIICA900
 HIICA300:
         STDO, $HIICA700 ; Has a start condition been detected? No,
     BF
 ;------
    When a start condition is detected
     BF
        COIO, $HIICA500; Does the address match? No,
     ; Address match
                   ; The communication direction flag indicates that data
              TRC0
is being transmitted or received
    MOV1
         FDIR, CY
     SET1
         FMODE
                        ; The communication mode flag indicates that data is
being communicated
    CLR1
        FREADY
                        ; The ready flag indicates that data cannot be
communicated
```

```
BR
         HIICA900
 HIICA500:
    ; Address mismatch
         RIICINFO, \#000111111B; The communication mode flag indicates that data is not
being communicated
                        ; The ready flag indicates that data cannot be
communicated
                        ; The communication direction flag indicates that data
is being received
    BR
         HIICA900
 ;-----
    When data is transmitted or received
 ;-----
 HIICA700:
                        ; The ready flag indicates that data can be communicated
    SET1
         FREADY
 HIICA900:
    RETI
 end
```

```
main.c (C language version)
                       ************
  NEC Electronics
                    78K0/KC2-L Series
  *******************
  78K0/KC2-L Series
                    Sample Program (Serial Interface IICA)
 *****************
  Slave Communication
 <<History>>
  2009.1.-- Release
 ******************
 <<Overview>>
 This sample program presents an example of using serial interface IICA.
 16 bytes of data are transmitted and received via the I2C bus in slave operation.
  <Primary initial settings>
  (Option byte settings)
  - Allowing the internal low-speed oscillator to be programmed to stop
  - Disabling the watchdog timer
  - Setting the internal high-speed oscillation clock frequency to 8 MHz
  - Disabling LVI from being started by default
  (Settings during initialization immediately after a reset ends)
  - Specifying the ROM and RAM sizes
  - Setting up I/O ports
  - Checking whether VDD is 2.7 V or more by using the low-voltage detector
  - Specifying that the CPU clock and peripheral hardware clock run on the internal
   high-speed oscillation clock (8 MHz)
  - Stopping the internal low-speed oscillator
  - Disabling peripheral hardware not to be used
  - Setting up serial interface IICA
   → Specifying fast mode as the operating mode and setting the transfer clock frequency
to 400 kHz
   → Specifying AOH as the local address
   \rightarrow Specifying that P60/SCLA0 and P61/SDAA0 are used for the I2C bus
    → Enabling the INTIICAO interrupt
  - Enabling interrupts
  <Communication format>
    [Reception]
                 ST + ADR/W + DT*16 + SP
    [Transmission] ST + ADR/R + DT*16 + SP
```

```
: Start condition
     ST
         : Stop condition
     SP
     ADR/W : Slave address + W
     ADR/R : Slave address + R
        : Data
  <Address and data>
   Local address
                 : A0H
   Reception data : 16 bytes (any)
   Transmission data: 16 bytes (every received byte is incremented by 10H and then
transmitted)
 <I/O port settings>
  Output: P60, P61
  * Set all unused ports that can be specified as output ports as output ports.
 ************************
 Preprocessing directive (#pragma)
 _____*/
 #pragma SFR
                    /* SFR names can be described at the C source level */
                   /* DI instructions can be described at the C source level */
 #pragma DI
                    /* EI instructions can be described at the C source level */
 #pragma EI
 #pragma NOP
                    /* NOP instructions can be described at the C source level */
 #pragma HALT
                    /* HALT instructions can be described at the C source level */
                    /* STOP instructions can be described at the C source level */
 #pragma STOP
 #pragma interrupt INTIICAO fn_intiicaO RB1 /* Declare the interrupt function: INTIICAO
 Define variables and constants
 static unsigned char ucMode;
                         /* Communication mode flag */
                         /* 0: Data is not being communicated */
                         /* 1: Data is being communicated */
 static unsigned char ucReady; /* Ready flag */
                         /* 0: Data cannot be communicated */
                         /* 1: Data can be communicated */
```

```
static unsigned char ucDirection; /* Communication direction flag */
                    /* 0: Reception */
                    /* 1: Transmission */
#define CDATANUM 16
                      /* Number of received data units */
static unsigned char ucRxBuffer[CDATANUM]; /* Reception data save area (16 bytes) */
Initialization after RESET
void hdwinit( void )
unsigned char ucCounter; /* Count variable */
/*-----
Disable interrupts
_____*/
DI();
            /* Disable interrupts */
/*-----
Specify the ROM and RAM sizes
______
Note that the values to specify vary depending on the model.
Enable the settings for the model to use. (The uPD78F0588 is the default model.)
-----*/
/* Setting when using uPD78F0581 or uPD78F0586 */
/*IMS = 0x42;*/
                /* Specify the ROM and RAM sizes */
/* Setting when using uPD78F0582 or uPD78F0587 */
/*IMS = 0x04;*/
                /* Specify the ROM and RAM sizes */
/* Setting when using uPD78F0583 or uPD78F0588 */
IMS = 0xC8;
           /* Specify the ROM and RAM sizes */
/*______
Initialize port 0
-----*/
    = 0b00000000; /* Set the P00 to P02 output latches to low level */
    = 0b11111000; /* Specify P00 to P02 as output ports */
            /* P00 to P02: Unused */
/*-----
Initialize port 1
-----*/
ADPC1 = 0b00000111; /* Specify P10 to P12 as digital I/O ports */
```

```
= 0b00000000; /* Set the P10 to P17 output latches to low level */
  P1
      = 0b00000000; /* Specify P10 to P17 as output ports */
               /* P10 to P17: Unused */
  Initialize port 2
 _____*/
  ADPC0 = 0b111111111; /* Specify P20 to P27 as digital I/O ports */
      = 0b000000000; /* Set the P20 to P27 output latches to low level */
      = 0b00000000; /* Specify P20 to P27 as output ports */
               /* P20 to P27: Unused */
 /*-----
  Initialize port 3
 ----*/
  P3
      = 0b000000000; /* Set the P30 to P33 output latches to low level */
  рм3
      = 0b11110000; /* Specify P30 to P33 as output ports */
               /* P30 to P33: Unused */
 /*-----
  Initialize port 4
 _____*/
      = 0b000000000; /* Set the P40 to P42 output latches to low level */
  PM4
      = 0b11111000; /* Specify P40 to P42 as output ports */
               /* P40 to P42: Unused */
 /*-----
  Initialize port 6
      = 0b11110011; /* Specify P60 and P61 as input ports (to prevent the I2C bus from
being affected) */
               /* Specify P62 and P63 as output ports */
  Р6
      = 0b000000000; /* Set the P60 to P63 output latches to low level */
               /* P60: Use as SCLA0 */
               /* P61: Use as SDAA0 */
               /* P62 and P63: Unused */
 /*_____
  Initialize port 7
 -----*/
      = 0b00000000; /* Set the P70 to P75 output latches to low level */
      = 0b11000000; /* Specify P70 to P75 as output ports */
               /* P70 to P75: Unused */
 /*-----
  Initialize port 12
 -----*/
  P12 = 0b00000000; /* Set the P120 output latch to low level */
```

```
PM12 = 0b111111110; /* Specify P120 as an output port */
                  /* P120 to P125: Unused */
 /*-----
  Low-voltage detection
 ______
  The low-voltage detector is used to check whether VDD is 2.7 V or more.
 -----*/
  /* Set up the low-voltage detector */
  LVIMK = 1;
                 /* Disable the INTLVI interrupt */
  LVISEL = 0;
                  /* Specify VDD as the detection voltage */
  LVIS = 0b00001001; /* Set the low-voltage detection level (VLVI) to 2.84 \pm 0.1 V */
                  /* Specify that an interrupt signal is generated when a low
  LVIMD = 0;
voltage is detected */
  LVION = 1:
                 /* Enable low-voltage detection */
  /* Make the system wait until the low-voltage detector stabilizes (10 us or more) */
  for( ucCounter = 0; ucCounter < 2; ucCounter++ ) {</pre>
     NOP();
  }
  /* Make the system wait until VLVI is less than or equal to VDD */
  while(LVIF) {
     NOP();
  LVION = 0:
               /* Stop the low-voltage detector */
 /*-----
  Specify the clock frequency
 ______
  Specify the clock frequency so that the device can run on the internal high-speed
oscillation clock.
  OSCCTL = 0b00000000; /* Clock operation mode */
  /*
           ||||+||+--- Be sure to clear this bit to 0 */
  /*
           |||| ++---- RSWOSC/AMPHXT */
  /*
                   [XT1 oscillator oscillation mode selection] */
           /*
           00: Low power consumption oscillation */
           01: Normal oscillation */
           1x: Ultra-low power consumption oscillation */
           /*
           [Subsystem clock pin operation setting] */
  /*
           (P123/XT1, P124/XT2/EXCLKS) */
  /*
           Specify the use of the pin as an I/O port pin by specifying 000
by also using XTSTART */
          ++---- EXCLK/OSCSEL */
  /*
  /*
                    [High-speed system clock pin operation setting] */
  /*
                    (P121/X1, P122/X2/EXCLK) */
```

```
/*
                        00: Input port */
   /*
                        01: X1 oscillation mode */
   /*
                        10: Input port */
   /*
                        11: External clock input mode */
         = 0b00000000; /* Select the CPU clock (fCPU) */
   PCC
   /*
             |||+|+++--- CSS/PCC2/PCC1/PCC0 */
   /*
             [CPU clock (fCPU) selection] */
   /*
             0000:fXP */
   /*
             0001:fXP/2 */
             /*
                        0010:fXP/2^2 */
   /*
             0011:fXP/2^3 */
             0100:fXP/2^4 */
             /*
                        1000:fSUB/2 */
   /*
             1001:fSUB/2 */
             1010:fSUB/2 */
   /*
             1011:fSUB/2 */
   /*
             1100:fSUB/2 */
                        (Other than the above: Setting prohibited) */
   /*
             ||| +----- Be sure to clear this bit to 0 */
   /*
             ||+---- CLS */
                       [CPU clock status] */
             /*
   /*
                       [Subsystem clock pin operation setting] */
                        Specify the use of the pin by also using EXCLKS and OSCSELS */
             +---- Be sure to clear this bit to 0 */
   RCM
         = 0b00000010; /* Select the operating mode of the internal oscillator */
             ||||||+--- RSTOP */
   /*
   /*
                       [Internal high-speed oscillator oscillating/stopped] */
   /*
             0: Internal high-speed oscillator oscillating */
                        1: Internal high-speed oscillator stopped */
   /*
   /*
             |||||+---- LSRSTOP */
   /*
             [Internal low-speed oscillator oscillating/stopped] */
   /*
                        0: Internal low-speed oscillator oscillating */
   /*
             1: Internal low-speed oscillator stopped */
   /*
             \mid+++++---- Be sure to clear this bit to 0 */
   /*
             +---- RSTS */
                       [Status of internal high-speed oscillator] */
  MOC
         = 0b10000000; /* Select the operating mode of the high-speed system clock */
   /*
             |++++++--- Be sure to clear this bit to 0 */
             +---- MSTOP */
   /*
   /*
                       [Control of high-speed system clock operation] */
   /*
                        0: X1 oscillator operating/external clock from EXCLK pin is
enabled */
                        1: X1 oscillator stopped/external clock from EXCLK pin is
disabled */
```

```
= 0b00000000; /* Select the clock to supply */
 MCM
          |||||+|+--- XSEL/MCM0 */
 /*
                       [Clock supplied to main system and peripheral hardware] */
 /*
 /*
          00: Main system clock (fXP) */
 /*
          = internal high-speed oscillation clock (fIH) */
 /*
          Peripheral hardware clock (fPRS) */
          = internal high-speed oscillation clock (fIH) */
 /*
          01: Main system clock (fXP) */
 /*
                            = internal high-speed oscillation clock (fIH) */
          /*
          Peripheral hardware clock (fPRS) */
 /*
                            = internal high-speed oscillation clock (fIH) */
          10: Main system clock (fXP) */
 /*
          = internal high-speed oscillation clock (fIH) */
 /*
          Peripheral hardware clock (fPRS) */
          = high-speed system clock (fIH) */
 /*
          11: Main system clock (fXP) */
 /*
          = high-speed system clock (fIH) */
                           Peripheral hardware clock (fPRS) */
          /*
          = high-speed system clock (fIH) */
 /*
          |||| +---- MCS */
          [Main system clock status] */
 /*
          +++++---- Be sure to clear this bit to 0 */
 PER0
       = 0b00000000; /* Control the real-time counter control clock */
 /*
          |++++++--- Be sure to clear this bit to 0 */
 /*
          +---- RTCEN: */
 /*
                    [Real-time counter control clock] */
                     0: Stop supply of control clock */
 /*
 /*
                     1: Supply control clock */
/*_____
 Disable peripheral hardware not to be used
-----*/
 /* 16-bit timer/event counter 00 */
 TMC00 = 0b00000000; /* Disable the counter */
 /* 8-bit timer/event counters 50 and 51 */
 TMC50 = 0b000000000; /* Disable timer 50 */
 TMC51 = 0b00000000; /* Disable timer 51 */
 /* 8-bit timers H0 and H1 */
 TMHMD0 = 0b00000000; /* Stop timer H0 */
 TMHMD1 = 0b00000000; /* Stop timer H1 */
 /* Real-time counter */
 RTCC0 = 0b00000000; /* Stop the counter */
```

```
/* Clock output controller */
        = 0b00000000; /* Stop the clock frequency divider */
   /* A/D converter */
   ADM0 = 0b00000000; /* Stop A/D conversion */
   /* Operational amplifiers */
   AMPOM = 0b00000000; /* Stop operational amplifier 0 */
   AMP1M = 0b00000000; /* Stop operational amplifier 1 */
   /* Serial interface UART6 */
   ASIM6 = 0b00000001; /* Disable the interface */
   /* Serial interfaces CSI10 and CSI11 */
   CSIM10 = 0b00000000; /* Disable CSI10 */
   CSIM11 = 0b00000000; /* Disable CSI11 */
   /* Interrupts */
   MK0
        = 0xFFFF;
                  /* Disable all interrupts */
   MK1
        = 0xFFFF;
   EGPCTL0 = 0b00000000; /* Disable the detection of all external interrupts */
   EGPCTL1 = 0b00000000;
   /* Key interrupts */
       = 0b00000000; /* Disable all key interrupts */
 /*-----
   Set up serial interface IICA
   - Specify fast mode as the operating mode and set the transfer clock frequency to 400
kHz
   - Specify AOH as the local address
 -----*/
   /* Set up the transfer clock */
   IICWL = 10;
                   /* Specify the low-level width */
   IICWH = 8;
                   /* Specify the high-level width */
                   /* Specify the local address */
   SVA0 = 0xA0;
   IICAF0 = Ob00000000; /* IICA flag register 0 */
   /*
            * /
   /*
                       [Communication reservation function disable bit]
            /*
                       0: Enable communication reservation
                                                                      * /
   /*
                        1: Disable communication reservation
                                                                      */
            ||||||+---- STCEN
   /*
                                                                      * /
   /*
            [Initial start enable trigger]
                                                                      */
   /*
            0: After operation is enabled (IICEO = 1), enable
                                                                      */
   /*
            generation of a start condition upon detection
                                                                      */
```

```
/*
             of a stop condition
                                                                             */
                          1: After operation is enabled (IICEO = 1), enable
   /*
             */
   /*
             generation of a start condition without
                                                                             * /
   /*
                             detecting a stop condition
                                                                            * /
                                                                             * /
   /*
             ||++++---- Be sure to clear this bit to 0
             |+---- IICBSY <Read only>
   /*
                                                                             * /
   /*
                         [I2C bus status flag]
                                                                             * /
   /*
                          0: Bus release status (communication initial status when STCEN
= 1) */
   /*
                         1: Bus communication status (communication initial status when
STCEN = 0) */
   /*
             +---- STCF < Read only>
                                                                             * /
   /*
                         [STT0 clear flag]
                                                                             */
   /*
                                                                             * /
                          0: Generate start condition
   /*
                          1: Start condition generation unsuccessful:
                                                                            * /
                                                                             * /
                             clear STTO flag
   IICACTL0 = 0b00011100; /* IICA control register 0 */
               ||||||+---- SPT0
   /*
                                                                             * /
               [Stop condition trigger]
   /*
                          0: Do not generate a stop condition
                          1: Generate a stop condition
               |||||+---- STT0
   /*
                                                                             * /
   /*
                        [Start condition trigger]
               0: Do not generate a start condition
                          1: Generate a start condition
   /*
               * /
   /*
               |||||+---- ACKE0
                        [Acknowledgment control]
   /*
               0: Disable acknowledgment
                                                                             * /
   /*
               1: Enable acknowledgment
   /*
               ||||+---- WTIMO
                                                                            * /
   /*
               [Control of wait and interrupt request generation]
   /*
               0: Interrupt request is generated at the eighth clock's
falling edge */
   /*
               1: Interrupt request is generated at the ninth clock's falling
edge */
   /*
               |||+---- SPIE0
                                                                             * /
   /*
               [Enable/disable generation of interrupt request
                                                                             */
   /*
                when stop condition is detected]
                                                                             * /
   /*
               0: Disable
                                                                             * /
   /*
               * /
                          1: Enable
   /*
                | | +---- WRELO
                                                                             */
                        [Wait cancellation]
   /*
                          0: Do not cancel wait
                                                                             * /
   /*
                         1: Cancel wait
                                                                             * /
               |+---- LREL0
   /*
   /*
                        [Exit from communications]
                                                                             * /
   /*
                                                                            * /
                          0: Normal operation
```

```
/*
                       1: This exits from the current communications and sets standby
mode */
  /*
              +---- IICE0
                                                                       * /
   /*
                        [I2C operation enable]
                                                                       * /
                                                                       * /
   /*
                        0: Stop operation
                        1: Enable operation
                                                                       * /
   IICACTL1 = 0b00001100; /* IICA control register 1 */
              ||||||++---- Be sure to clear this bit to 0
   /*
              ||||+---- DFC0
                                                                       * /
   /*
                                                                       * /
                       [Digital filter operation control]
   /*
                       0: Digital filter off
              1: Digital filter on
                                                                        * /
   /*
              ||||+---- SMC0
                                                                       * /
   /*
                       [Operating mode switching]
              0: Operates in standard mode
                                                                       */
                                                                       * /
   /*
              1: Operates in fast mode
   /*
              |||+---- DAD0
                                                                       */
                       [Detection of SDAO pin level (valid only when IICE = 1)] */
              /*
              0: The SDA0 pin was detected at low level
                                                                       * /
                       1: The SDAO pin was detected at high level
                                                                       */
   /*
              ||+---- CLD0
                                                                       */
   /*
                       [Detection of SCLO pin level (valid only when IICE = 1)] */
   /*
                        0: The SCLO pin was detected at low level
                        1: The SCLO pin was detected at high level
                                                                       */
              |+---- Be sure to clear this bit to 0
                                                                       * /
   /*
              +---- WUP
                                                                       * /
                                                                       */
                        [Control of address match wakeup]
   /*
                        0: Stop operation of address match wakeup
                                                                       */
   /*
                           function in STOP mode
                                                                       * /
   /*
                        1: Enable operation of address match wakeup
                                                                       */
                           function in STOP mode
                                                                       * /
   IICE0 = 1;
                   /* Enable I2C */
   /* Enable I2C bus output */
        = 0b00000011; /* Set P60/SCLA0 and P61/SDAA0 to N-ch open-drain */
                    /* output mode
         = 0b00000011; /* Set the P60/SCLA0 and P61/SDAA0 output latches to high level */
   Р6
   РМ6
         = 0b11110000; /* Specify P60/SCLA0 and P61/SDAA0 as output ports */
                   /* Clear the INTIICAO interrupt request */
   IICAIF0
           = 0;
                   /* Enable the INTIICAO interrupt */
  IICAMK0 = 0;
 /*-----
  Enable interrupts
 -----*/
   EI();
                    /* Enable interrupts */
```

```
}
 Main loop
 *******************************
 void main(void)
  unsigned char ucCounter; /* Count variable */
  /* Initialize the variables to use */
               /* The communication mode flag indicates that data is not being
communicated */
  ucReady = 0;
                /* The ready flag indicates that data cannot be communicated */
  ucDirection = 0; /* The communication direction flag indicates that data is being
received */
  while (1) {
     /* Data is being communicated */
     while( ucMode ) {
     /*-----
        Transmission
        if( ucDirection ) {
           /* Transmit the specified number of bytes of data */
           for( ucCounter = 0; ucCounter < CDATANUM; ucCounter++ ) {</pre>
              /* Process the received data and then transmit it */
              IICA = ( ucRxBuffer[ucCounter] + 0x10 );
              /* 1 byte is being transmitted */
              while( !ucReady ) {
                 HALT(); /* Make the system wait until communication ends (enter the
HALT mode) */
                 /* If data is not being communicated, or
                                                      * /
                 /* if the communication direction changes
                 if( (!ucMode) | (!ucDirection) ){
                   ucCounter = CDATANUM; /*
                                            Suspend
                                                      transmission
                                                                    and
                                                                          put
communication on standby */
                   break;
                 }
              ucReady = 0; /* The ready flag indicates that data cannot be communicated
* /
```

```
/* No acknowledge signals are detected */
               if( !ACKD0 ) {
                   ucMode = 0; /* The communication mode flag indicates
                                                                       * /
                               /* that data is not being communicated
                                                                       * /
               }
            }
            WRELO = 1; /* Make the system exit the wait status */
      /*-----
         Reception
         else{
            /* Receive the specified number of bytes of data */
            for( ucCounter = 0; ucCounter < CDATANUM; ucCounter++ ) {</pre>
               WRELO = 1; /* Make the system exit the wait status */
               /* 1 byte is being received */
               while( !ucReady ) {
                             /* Make the system wait until communication ends (enter
                  HALT();
the HALT mode) */
                   /* If data is not being communicated, or
                   /* if the communication direction changes */
                   if( (!ucMode) || (ucDirection) ){
                     ucCounter = (CDATANUM + 1); /* End repeatedly receiving the
specified number of bytes */
                                                  /*
                     break;
                                                       Suspend
                                                               reception and
                                                                                  put
communication on standby */
                  }
               }
                /* If the received number of data units does not exceed the specified
number of bytes */
               if( ucCounter < CDATANUM ) {</pre>
                  ucRxBuffer[ucCounter] = IICA; /* Read the received data */
               ucReady = 0; /* The ready flag indicates that data cannot be communicated
* /
            }
            /* If the specified number of bytes have been received */
            if( ucCounter == CDATANUM ) {
               ucMode = 0; /* The communication mode flag indicates that data is not
being communicated */
            WRELO = 1; /* Make the system exit the wait status */
         }
      }
```

```
/* Communication standby status */
     WUP = 1; /* Enable the wakeup function */
     NOP();
            /* Make the system wait (3 clocks or more) */
     NOP();
     STOP(); /* Enter the STOP mode */
  }
 /*********************************
  INTIICAO interrupt servicing (using the IICA communication end interrupt)
 ************************
 __interrupt void fn_intiica0(void)
  WUP = 0; /* Stop the wakeup function */
 /*-----
  When a stop condition is detected
 -----*/
  if( SPD0 ){
     ucDirection = 0; /* The communication direction flag indicates that data is being
received */
     ucMode = 0;
                /* The communication mode flag indicates that data is not being
communicated */
                /* The ready flag indicates that data cannot be communicated */
     ucReady = 0;
  }
  else{
  /*-----
     When a start condition is detected
  _____*/
     if( STD0 ){
       /* Address match */
       if(COIO){
          ucDirection = TRCO; /* The communication direction flag indicates that data
is being transmitted or received */
          ucMode = 1;
                         /* The communication mode flag indicates that data is
being communicated */
                        /* The ready flag indicates that data cannot be
          ucReady = 0;
communicated */
       /* Address mismatch */
       else{
          ucDirection = 0; /* The communication direction flag indicates that data
is being received */
          ucMode = 0;
                         /* The communication mode flag indicates that data is
not being communicated */
```

APPENDIX B USING 78K0/KC2-L 44-PIN PRODUCTS

All 78K0/KC2-L sample programs are intended for 48-pin products. To use a 78K0/KC2-L sample program for a 44-pin product, specify the following settings:

(1) Initial settings of ports

• Setting up port 0

Change the value of bit 2 of port mode register 0 (PM0) from "0" to "1".

• Setting up port 4

Change the value of bit 2 of port mode register 4 (PM4) from "0" to "1".

• Setting up port 7

Change the values of bits 5 and 4 of port mode register 7 (PM7) from "00" to "11".

(2) Disabling unused peripheral hardware

Delete the instruction used to set up the clock output selection register (CKS).

APPENDIX C REVISION HISTORY

Edition	Date Published	Page	Revision
1st edition	September 2009	-	-

For further information, please contact:

NEC Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111

Tel: 044-435-5111 http://www.necel.com/

[America]

NEC Electronics America, Inc.

2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A. Tel: 408-588-6000 800-366-9782 http://www.am.necel.com/

[Europe]

NEC Electronics (Europe) GmbH

Arcadiastrasse 10 40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/

Hanover Office

Podbielskistrasse 166 B 30177 Hannover Tel: 0 511 33 40 2-0

Munich Office

Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

Stuttgart Office

Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

United Kingdom Branch

Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

Succursale Française

9, rue Paul Dautier, B.P. 52 78142 Velizy-Villacoublay Cédex France

Tel: 01-3067-5800

Sucursal en España

Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787

Tyskland Filial

Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 638 72 00

Filiale Italiana

Via Fabio Filzi, 25/A 20124 Milano, Italy Tel: 02-667541

Branch The Netherlands

Steijgerweg 6 5616 HS Eindhoven The Netherlands Tel: 040 265 40 10

[Asia & Oceania]

NEC Electronics (China) Co., Ltd

7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: 010-8235-1155 http://www.cn.necel.com/

Shanghai Branch

Room 2509-2510, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai, P.R.China P.C:200120 Tel:021-5888-5400 http://www.cn.necel.com/

Shenzhen Branch

Unit 01, 39/F, Excellence Times Square Building, No. 4068 Yi Tian Road, Futian District, Shenzhen, P.R.China P.C:518048 Tel:0755-8282-9800 http://www.cn.necel.com/

NEC Electronics Hong Kong Ltd.

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-8175-9600 http://www.tw.necel.com/

NEC Electronics Singapore Pte. Ltd.

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/

NEC Electronics Korea Ltd.

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737 http://www.kr.necel.com/

G0706