### Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

## RENESAS

## **Application Note**

# 78K0/Kx2-L

## Sample Program (Low-Voltage Detection)

### **Reset Generation upon Detection of Voltage Less Than About 2.8 V**

This document describes an operation overview of the sample program, as well as how to use the sample program and how to set up and use the low-voltage detector. In the sample program, the low-voltage detector is used to detect that  $V_{DD}$  is less than  $V_{LVI}$  (where  $V_{LVI}$  is 2.84 ±0.1 V), and then generate an internal reset (LVI reset). By generating an LVI reset, RAM data is retained and used to restore the LED lighting pattern immediately after the LVI reset ends to what it was immediately before the LVI reset.

Target devices 78K0/KY2-L microcontroller 78K0/KA2-L microcontroller 78K0/KB2-L microcontroller 78K0/KC2-L microcontroller

	CONTENTS	
CHAP	FER 1 OVERVIEW	3
1.1	Primary Initial Settings	3
1.2	Processing After Main Loop	
1.3	Operation upon LVI Reset	5
CHAP	TER 2 CIRCUIT DIAGRAM	
2.1	Circuit Diagram	6
2.2	Used Devices Other than Microcontroller	
CHAP	TER 3 SOFTWARE	7
3.1	Included Files	7
3.2	Internal Peripheral Functions to Be Used	8
3.3	Initial Settings and Operation Overview	8
3.4	Flow Charts	9
CHAP	TER 4 SETTING METHODS	11
4.1	Setting up Low-Voltage Detector	11
4.2	Software Coding Example	
4.3	Setting up Startup Routine	17
CHAP	TER 5 RELATED DOCUMENTS	19
APPE	NDIX A PROGRAM LIST	20
APPE	NDIX B USING 78K0/KC2-L 44-PIN PRODUCTS	44
APPE	IDIX C REVISION HISTORY	45

Document No. U19696EJ1V0AN00 (1st edition) Date Published September 2009 N

- The information in this document is current as of May, 2009. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. In addition, NEC Electronics products are not taken measures to prevent radioactive rays in the product design. When customers use NEC Electronics products with their products, customers shall, on their own responsibility, incorporate sufficient safety measures such as redundancy, fire-containment and anti-failure features to their products in order to avoid risks of the damages to property (including public or social property) or injury (including death) to persons, as the result of defects of NEC Electronics products.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

#### **CHAPTER 1 OVERVIEW**

In this sample program, an example of using the low-voltage detector is presented.

In the sample program, the low-voltage detector is specified to detect that  $V_{DD}$  is less than  $V_{LVI}$  (where  $V_{LVI}$  is 2.84 ±0.1 V), and then generate an internal reset (LVI reset).

After completion of the initial settings, an LED lighting pattern is displayed according to the number of switch inputs, by detecting the falling edge of the switch input and performing interrupt servicing.

When a reset is generated by other than LVI, the program is used to initialize the number of switch inputs. When an LVI reset is generated, the number of switch inputs immediately before reset generation is restored and an LED lighting pattern is displayed accordingly immediately after the LVI reset ends, because RAM retains the data immediately before the reset, unless it falls below the POC detection voltage ( $V_{PDR} = 1.59 \pm 0.09 V$ )<sup>Note 1</sup>.

#### 1.1 Primary Initial Settings

The primary initial settings are as follows:

<Option byte settings>

- Allowing the internal low-speed oscillator to be programmed to stop
- Disabling the watchdog timer
- Setting the internal high-speed oscillation clock frequency to 8 MHz
- Disabling LVI from being started by default

<Settings during initialization immediately after a reset ends>

- Specifying the ROM and RAM sizes
- Setting up I/O ports
- Setting up the low-voltage detector<sup>Note 2</sup>
  - Setting the LVI detection voltage (VLVI) to 2.84  $\pm$ 0.1 V
  - Specifying that an internal reset is generated if the supply voltage (V<sub>DD</sub>) is less than the LVI detection voltage (V<sub>LVI</sub>)
- Specifying that the CPU clock runs on the internal high-speed oscillation clock (8 MHz)
- Stopping the internal low-speed oscillator
- Disabling peripheral hardware not to be used
- Outputting the LED lighting pattern
- Setting up INTP1 interrupts (by using the falling edge)
- Enabling interrupts
- **Notes 1.** For details about the POC detection voltage, refer to the chapter about the power-on-clear circuit in the <u>78K0/Kx2-L User's Manual</u>.
  - 2. Set up the low-voltage detector only if generating a reset other than an LVI reset.

#### 1.2 Processing After Main Loop

Interrupt servicing is performed by detecting the falling edge of the INTP1 pin, caused by switch input. In interrupt servicing, the LED lighting pattern is changed by confirming that the switch is on, after about 10 ms have elapsed after the falling edge of the INTP1 pin was detected. If the switch is off, after about 10 ms have elapsed, processing is identified as chattering and the LED lighting pattern is not changed.



Number of Switch		LED Lighting Pattern	
Inputs <sup>Note</sup>	LED1	LED2	LED3
0	Off	Off	Off
1	On	Off	Off
2	Off	On	Off
3	On	On	Off
4	Off	Off	On
5	On	Off	On
6	Off	On	On
7	On	On	On

Note The lighting patterns from the zeroth switch input are repeated after the eighth switch input.

Caution For cautions when using the device, refer to the <u>78K0/Kx2-L User's Manual</u>.



[Column] Chattering

Chattering is a phenomenon in which the electric signal repeats turning on and off due to a mechanical flip-flop of the contacts, immediately after the switch has been pressed.

#### 1.3 Operation upon LVI Reset

In this sample program, an internal reset (LVI reset) is generated by the low-voltage detector when V<sub>DD</sub> becomes less than V<sub>LVI</sub>. At this time, RAM retains the data immediately before the reset, unless it falls below the POC detection voltage (V<sub>PDR</sub> =  $1.59 \pm 0.09$  V)<sup>Note 1</sup>. The number of switch inputs immediately before the reset is retained until immediately after the reset ends and an LED lighting pattern can therefore be displayed accordingly when an LVI reset is generated<sup>Note 2</sup>. When a reset is generated by other than LVI, the program is used to initialize the number of switch inputs and all LEDs are turned off.





- **Notes 1.** For details about the POC detection voltage, refer to the chapter about the power-on-clear circuit in the <u>78K0/Kx2-L User's Manual</u>.
  - 2. As mentioned in [Column] below, when a standard startup routine is used in a C language program, RAM data is initialized (cleared to 0) before the main function. To avoid this, a section of the standard startup routine is commented out in this C language version sample program, so that RAM data without initial values is not initialized.

[Column] Processing of the startup routine

A standard startup routine mainly performs the following processing.

- Stack pointer setting
- Hardware initialization (needed to be performed at an early stage)
- · Initialization of variables to be used with a library
- Transferring from ROM to RAM the initial values of external variables with initial values, and sreg variables
- Assigning 0 to RAM of external variables without initial values, and sreg variables<sup>Note</sup>
  - **Note** This processing is commented out in the source file (cstart.asm) of the startup routine included in this C language version sample program.

For details, refer to the chapter regarding the startup routine of the <u>CC78K0 C Compiler Operation</u> <u>User's Manual</u>.

#### **CHAPTER 2 CIRCUIT DIAGRAM**

This chapter provides a circuit diagram and describes the devices used in this sample program other than the microcontroller.

#### 2.1 Circuit Diagram

A circuit diagram is shown below.



Cautions 1. Use VDD in the following voltage range:

During normal operation: $2.94 \text{ V} < \text{V}_{DD} \le 5.5 \text{ V}$ When generating an LVI reset: $1.68 \text{ V} < \text{V}_{DD} \le 2.74 \text{ V}$ 

- 2. Connect the AVREF pin directly to VDD.
- 3. Connect the AVss pin directly to GND (only for the 78K0/KC2-L and 78K0/KB2-L microcontrollers).
- 4. Connect REGC to Vss via a capacitor (0.47 to 1  $\mu$ F).
- 5. For the 78K0/KY2-L and 78K0/KA2-L, Vss is also used as the ground potential for the A/D converter. Be sure to connect Vss to a stable GND.
- 6. Handle unused pins that are not shown in the circuit diagram as follows:
  - I/O ports: Set them to output mode and leave them open (unconnected).
  - Input ports: Connect them independently to VDD or VSS via a resistor.
- 7. In this sample program, the P121/X1/TOOLC0 and P122/X2/EXCLK/TOOLD0 pins are used for on-chip debugging.

#### 2.2 Used Devices Other than Microcontroller

The following devices are used in addition to the microcontroller:

#### (1) Switch (SW)

A switch is used as an input to control the lighting of an LED.

#### (2) LEDs (LED1, LED2, LED3)

The LEDs are used as outputs corresponding to switch inputs.

#### **CHAPTER 3 SOFTWARE**

This chapter describes the files included in the compressed file to be downloaded, internal peripheral functions of the microcontroller to be used, and initial settings and provides an operation overview of the sample program and the flow charts.

#### 3.1 Included Files

The following table shows the files included in the compressed file to be downloaded.

#### (1) Assembly language version

File Name	Description	Compressed (*.z	zip) File Included
		<u>ا</u> ژا	
main.asm	Source file for hardware initialization processing and main processing of microcontroller	•	•
op.asm	Assembler source file for setting the option byte (This file is used for setting up the watchdog timer and internal low- speed oscillator and selecting the internal high-speed oscillation clock frequency.)	•	•
Kx2-L_LVI.prw	Work space file for integrated development environment PM+		•
Kx2-L_LVI.prj	Project file for integrated development environment PM+		•

#### (2) C language version

File Name	Description	Compressed (*.z	zip) File Included
		尙	
main.c	Source file for hardware initialization processing and main processing of microcontroller	•	•
op.asm	Assembler source file for setting the option byte (This file is used for setting up the watchdog timer and internal low- speed oscillator and selecting the internal high-speed oscillation clock frequency.)	•	•
cstart.asm	Startup routine source file (comments out a section of ROM processing)	•	•
def.inc	Library type setting file (include file of "cstart.asm")	•	•
macro.inc	Macro definition file regarding various template patterns (include file of "cstart.asm")	•	•
Kx2-L_LVI.prw	Work space file for integrated development environment PM+		•
Kx2-L_LVI.prj	Project file for integrated development environment PM+		•

Remark

: Only the source files are included.



: The files to be used with integrated development environment PM+ are included.

#### 3.2 Internal Peripheral Functions to Be Used

The following internal peripheral functions of the microcontroller are used in this sample program.

- Low-voltage detector: Used to detect that VDD is less than VLVI and generate an LVI reset.
- INTP1: Used for switch input.
- P00, P01, and P60: Used to turn on or off three LEDs (LED1, LED2, and LED3).

#### 3.3 Initial Settings and Operation Overview

In this sample program, the selection of the clock frequency, setting of the I/O ports, setting of interrupt, and setting of the low-voltage detector are performed in the initial settings.

After completion of the initial settings, interrupt servicing is performed by detecting the falling edge of the switch input (SW) and the lighting of the three LEDs (LED1, LED2, and LED3) is controlled according to the number of switch inputs.

When a reset is generated by other than LVI, the program is used to initialize the number of switch inputs. When an LVI reset is generated, the number of switch inputs immediately before reset generation is restored and an LED lighting pattern is displayed accordingly immediately after the LVI reset ends, because RAM retains the data immediately before the reset, unless it falls below the POC detection voltage ( $V_{PDR} = 1.59 \pm 0.09 V$ ).

The details are described in the state transition diagram shown below.



Application Note U19696EJ1V0AN

#### 3.4 Flow Charts

The flow charts for the sample program are shown below.





- **Notes 1.** The option byte is automatically referenced by the microcontroller immediately after a reset ends. In this sample program, the following settings are specified using the option byte:
  - Allowing the internal low-speed oscillator to be programmed to stop
  - Disabling the watchdog timer
  - Setting the internal high-speed oscillation clock frequency to 8 MHz
  - Disabling LVI from being started by default
  - 2. Use the reset control flag register (RESF) to check the reset source. For details about RESF, refer to the chapter about the reset function in the <u>78K0/Kx2-L User's Manual</u>.
  - **3.** The low-voltage detector is enabled, and then the system is made to wait at least 10  $\mu$ s until the low-voltage detector stabilizes.

#### **CHAPTER 4 SETTING METHODS**

This chapter describes how to set up the low-voltage detector and the startup routine and provides a software coding example.

For other initial settings, refer to the <u>78K0/Kx2-L Sample Program (Initial Settings) LED Lighting Switch Control</u> Application Note.

For how to set registers, refer to the <u>78K0/Kx2-L User's Manual</u>.

For assembler instructions, refer to the 78K/0 Series Instructions User's Manual.

#### 4.1 Setting up Low-Voltage Detector

The low-voltage detector is mainly controlled by the following two types of registers:

- Low-voltage detection register (LVIM)
- Low-voltage detection level select register (LVIS)

#### [Example of the setup procedure when using the low-voltage detector to generate a reset]

(The same procedure is used in the sample program.)

- <1> Mask LVI interrupts (LVIMK = 1).
- <2> Clear bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 0 (to detect the supply voltage (VDD) level).
- <3> Specify the LVI detection voltage by using bits 3 to 0 (LVIS3 to LVIS0) of the low-voltage detection level select register (LVIS).
- <4> Set bit 7 (LVION) of LVIM to 1 (to enable LVI).
- <5> Program the system to wait for the operation stabilization time (about 10  $\mu$ s).
- <6> Make the system wait until the supply voltage (VDD) is confirmed to be equal to or greater than the LVI detection voltage (VLVI) by using bit 0 (LVIF) of LVIM.
- <7> Set bit 1 (LVIMD) of LVIM to 1 (to generate a reset when the specified level is detected).
- Cautions 1. This is the setup procedure when LVI is disabled to start by default (LVISTART = 0) by using the option byte.
  - 2. Be sure to perform step <1>. If LVIMK is 0, an interrupt might be generated after step <4> is performed.
  - 3. No internal reset signal is generated if the supply voltage (VDD) is equal to or greater than the LVI detection voltage (VLVI) when LVIMD has been set to 1.

#### (1) Low-voltage detection register (LVIM)

This register sets low-voltage detection and the operation mode.

LVION	0	0	0	0	LVISEL <sup>Note 3</sup>	LVIMD	LVIF	]
								-
				LVIF		Low-voltage	e detection flag	]
				0	or when LVI op • LVISEL = 1: Ing	pply voltage ( eration is disa put voltage fro	(Vɒɒ) ≥ LVI det abled om external inp	ection voltage (V <sub>LVI</sub> ), but pin (EXLVI) $\ge$ LVI ration is disabled
				1	• LVISEL = 0: Su	pply voltage ( out voltage fro	(VDD) < LVI det	ection voltage (V <sub>LVI</sub> ) out pin (EXLVI) < LVI
				LVIMD <sup>Note 1</sup>	Low-voltage dete	ction operatio	on mode (interr	rupt/reset) selection
				0	supply voltage (VLvi) (VDD < VL VLvi). • LVISEL = 1: 0 voltage from an	(VDD) drops lo VI) or when V Generates ar external inpu oltage (VexLVI	wer than the L /pp becomes \ in interrupt sig it pin (EXLVI) - ) (EXLVI < Ve	upt signal when the VI detection voltage $J_{LVI}$ or higher (VDD $\geq$ nal when the input drops lower than the xLVI) or when EXLVI
				1	voltage (V <sub>DD</sub> ) < reset signal who • LVISEL = 1: Ge voltage from an	the LVI detection $V_{DD} \ge V_{LVI}$ . The enerates an irrest the external inp	tion voltage (V nternal reset s ut pin (EXLVI)	nal when the supply Lvi) and releases the ignal when the input < the LVI detection gnal when EXLVI ≥
				LVISEL <sup>Notes 1, 3</sup>		Voltage dete	ection selectior	ı
			L	0	Detects level of s	upply voltage	(Vdd)	
				1	Detects level of in	nput voltage fr	rom external in	put pin (EXLVI)
				LVION <sup>Notes 1, 2</sup>	Enab	les low-voltag	ge detection op	peration
				0	Disables operatio	,		
				1	Enables operation	า		
				<b>8</b>	-			

- Notes 1. LVION, LVIMD, and LVISEL are cleared to 0 in the case of a reset other than an LVI reset. These are not cleared to 0 in the case of an LVI reset.
  - 2. When LVION is set to 1, operation of the comparator in the LVI circuit is started. Use software to wait for an operation stabilization time (10 μs (MAX.)) from when LVION is set to 1 until operation is stabilized. After the operation stabilizes, an external input (minimum pulse width: 200 μs) of 200 μs or more is required until LVIF is set (1) after the voltage drops to the LVI detection voltage or less.
  - 3. 78K0/KB2-L and 78K0/KC2-L only.

Cautions 1. To stop LVI, follow either of the procedures below.

- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVION to 0.
- 2. Input voltage from external input pin (EXLVI) must be EXLVI < VDD.
- 3. If LVI operation is disabled (clears LVION) when LVI is used in interrupt mode (LVIMD = 0), LVISEL is set to 0, and the supply voltage (VDD) is less than or equal to the detection voltage (VLVI), or when LVI is used in interrupt mode (LVIMD = 0), LVISEL is set to 1, and input voltage of external input pin (EXLVI) is less than or equal to the detection voltage (VEXLVI), an interrupt request signal (INTLVI) is generated and LVIIF may be set to 1.
- 4. Be sure to clear the following bits to 0:
  - 78K0/KY2-L, 78K0/KA2-L: Bits 6 to 2
  - 78K0/KB2-L, 78K0/KC2-L: Bits 6 to 3
- 5. The LVIM reset value varies depending on the reset source and option byte setting and is as follows:
  - For an LVI reset: The value specified before the reset is retained.
  - For a reset other than an LVI reset:
    - (a) If the LVISTART option byte is 1: 82H
    - (b) If the LVISTART option byte is 0: 00H
- 6. Bit 0 is read-only.

**Remark** The values written in red in the above figure are specified in this sample program.

#### (2) Low-voltage detection level select register (LVIS)

This register selects the low-voltage detection level.

0	0	0	0	LVIS3	LVI	S2	LVIS1	LVIS0
			[					
			L	LVIS3	LVIS2	LVIS1	LVIS0	Detection level
				0	0	0	0	$V_{\text{LVI0}} \; (4.22 \pm 0.1 \; \text{V})^{\text{Note}}$
				0	0	0	1	VLVI1 (4.07 ±0.1 V) <sup>Note</sup>
				0	0	1	0	$V_{LVI2} (3.92 \pm 0.1 \text{ V})^{Note}$
				0	0	1	1	VLVI3 (3.76 ±0.1 V) <sup>Note</sup>
				0	1	0	0	VLVI4 (3.61 ±0.1 V) <sup>Note</sup>
				0	1	0	1	VLVI5 (3.45 ±0.1 V) <sup>Note</sup>
				0	1	1	0	VLVI6 (3.30 ±0.1 V) <sup>Note</sup>
				0	1	1	1	VLVI7 (3.15 ±0.1 V) <sup>Note</sup>
				1	0	0	0	VLVI8 (2.99 ±0.1 V) <sup>Note</sup>
				1	0	0	1	VLVI9 (2.84 ±0.1 V) <sup>Note</sup>
				1	0	1	0	VLVI10 (2.68 ±0.1 V) <sup>Note</sup>
				1	0	1	1	VLVI11 (2.53 ±0.1 V) <sup>Note</sup>
				1	1	0	0	VLVI12 (2.38 ±0.1 V) <sup>Note</sup>
				1	1	0	1	VLVI13 (2.22 ±0.1 V) <sup>Note</sup>
				1	1	1	0	VLVI14 (2.07 ±0.07 V) <sup>Note</sup>
				1	1	1	1	VLVI15 (1.91 ±0.1 V) <sup>Note</sup>

#### Figure 4-2. Format of Low-Voltage Detection Level Select Register (LVIS)

**Note** These are preliminary values and subject to change.

- Cautions 1. Be sure to clear bits 7 to 4 to "0".
  - 2. Do not change the value of LVIS during LVI operation.
  - 3. When an input voltage from the external input pin (EXLVI) is detected, the LVI detection voltage (VEXLVI = 1.21 V (TYP.)) is fixed. Therefore, setting of LVIS is not necessary.
  - 4. The LVIS reset value varies depending on the reset source and option byte setting and is as follows:
    - For an LVI reset: The value specified before the reset is retained.
    - For a reset other than an LVI reset:
      - (a) If the LVISTART option byte is 1: 0FH
      - (b) If the LVISTART option byte is 0: 00H

**Remark** The values written in red in the above figure are specified in this sample program.

### 4.2 Software Coding Example

The settings to be specified for the low-voltage detector in the 78K0/KC2-L sample program are shown below as a software coding example.

(1) Assemb	ly lang	uage			
RESET_STA	ART:	UNIT Mask l	LVI interrupts.	>	Specify the supply voltage (Vod) as the detection voltage.
MC	ET1 1 OV 1	LVIMK LVIM,	#0000000в		; Disable the INTVLI interrupt ; Low-voltage detection register
···(Omittee	d)•••		<	-	Set the LVI detection voltage to 2.84 ±0.1 V.
MC	<u>ı vc</u>	LVIS,	#00001001B	;	; Low-voltage detection level select register
•••(Omittee SE		LVION		;	; Enable low-voltage detection detection.
; or more)	Make	the s	ystem wait un <sup>4</sup>	ti	til the low-voltage detector stabilizes (10 us
MC HRES100: NC		В,	#5	;	; Specify the count value The system waits at least 10 $\mu$ s.
DE elapsed?		В,	\$HRES100	;	; Has the operation stabilization wait time
; HRES110:	Make	the sy	stem wait unti	il	l VDD becomes equal to or greater than VLVI
NC	ЭР				The system waits until $V_{DD} \ge V_{LVI}$ .
BT	<u>e 1</u>	LVIF,	\$HRES110	;	; Has VDD become equal to or greater than VLVI?
No,					Specify a reset to be generated when VDD < VLVI.
<mark>SE</mark> when VDD		<b>LVIMD</b> s below	7 VLVI	;	; Specify an internal reset to be generated



**Remark** In this sample program, fcPU (the CPU clock frequency) is 4 MHz when the low-voltage detector is set up. Therefore, the wait time above (10 μs) is calculated based on fcPU being 4 MHz.

#### (2) C language

#### 4.3 Setting up Startup Routine

In the C language version of this sample program, a startup routine defined for this sample program is used instead of a standard startup routine. To use a user-defined startup routine, that startup routine must be set up using PM+.

How to set up the startup routine used in the C language version of this sample program is described below. For details about how to use PM+, refer to the <u>PM+ Project Manager User's Manual</u>. For details about startup routines, refer to the chapter about startup routines in the <u>CC78K0 C Compiler Operation User's Manual</u>.

#### (1) Setting up source files

In the C language version of this sample program, the startup routine source file "cstart.asm", library type specification file "def.inc", and macro definition file "macro.inc" are used in addition to "main.c" and "op.asm". Open the [Project] menu in PM+ and select [Project Settings]. The Project Settings dialog box opens. In this dialog box, select "main.c", "op.asm", and "cstart.asm" as the source files.



#### (2) Specifying compiler options

Open the [Tool] menu in PM+ and select [Compiler Options]. The Compiler Options dialog box opens. In this dialog box, deselect the [Using Startup Routine] checkbox.

	Preprocessor Memo Extend	ry Model Data Assign 0 Others	Optimize Debug Outp
Deselect.	Startup Routine : 00	of Standard Library Boot C Flash rel int in sprintf,sscanf,printf,scar cation and Division Code	
ſ	Library : CIO.lib.cIOf.lib Command Line Options :	OK Cane	sel Apply Help

#### (3) Specifying linker options

Open the [Tool] menu in PM+ and select [Linker Options]. The Linker Options dialog box opens. In this dialog box, select the [Create Stack Symbol [-s]] checkbox.

	Linker Options
	Output1 Output2 Library Others
	Directive File[-d]:
	Browse
	Temporary Directory[-t]:
	Browse
	Create Stack Symbol[-s] Area Name:
	Warning Level[-w]: 1 🛨
Select.	Flash Start Address for the Product with Flash ROM(-zb): H
	Parameterfile[-f]:
	r arametermeterj. ▼ Browse
	Other options:
	Reset Option data read Option data save
	Command Line Options:
	-oa.lmf -pa.map -bcl0x.lib -bcl0.lib -bcl0t.lib -i"D:\Program Files\NEC Electronics Tools\CC78K0\W4.00\lib78k0'' -s
	OK Cancel Apply Help

#### CHAPTER 5 RELATED DOCUMENTS

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

	Document Name				
78K0/Kx2-L User's Mar	nual		<u>PDF</u>		
78K/0 Series Instruction	PDF				
RA78K0 Assembler Pa	RA78K0 Assembler Package User's Manual Language				
		Operation	PDF		
CC78K0 C Compiler User's Manual Language			<u>PDF</u>		
		Operation	<u>PDF</u>		
PM+ Project Manager User's Manual			<u>PDF</u>		
78K0/Kx2-L Application Note	Sample Program (Initial Settings) LED Ligh	PDF			

#### APPENDIX A PROGRAM LIST

As a program list example, the 78K0/KC2-L microcontroller source program is shown below.

```
    main.asm (assembly language version)
```

```
;
    NEC Electronics 78K0/KC2-L Series
 ;
 78K0/KC2-L Series Sample Program (Low-Voltage Detection)
 Reset Generation upon Detection of Voltage Less Than About 2.8 V
 ;<<History>>
     2009.1.--
              Release
 ;<<0verview>>
 ; This sample program presents an example of using the low-voltage detector.
 ; In the sample program, the low-voltage detector is specified to detect that VDD is
 ; less than VLVI (where VLVI is 2.84 ±0.1 V), and then generate an internal reset
 ; (LVI reset). After completion of the initial settings, an LED lighting pattern is
 ; displayed according to the number of switch inputs, by detecting the falling edge
 ; of the switch input and performing interrupt servicing. When a reset is generated
 ; by other than LVI, the program is used to initialize the number of switch inputs.
 ; When an LVI reset is generated, the number of switch inputs immediately before
 ; reset generation is restored and an LED lighting pattern is displayed accordingly
 ; immediately after the LVI reset ends, because RAM retains the data immediately
 ; before the reset, unless it falls below the POC detection voltage (VPDR = 1.59
 ; ±0.09 V).
 ;
 ; < Primary initial settings>
 ; (Option byte settings)
 ; - Allowing the internal low-speed oscillator to be programmed to stop
 ; - Disabling the watchdog timer
 ; - Setting the internal high-speed oscillation clock frequency to 8 MHz
 ; - Disabling LVI from being started by default
 ; (Settings during initialization immediately after a reset ends)
 ; - Specifying the ROM and RAM sizes
 ; - Setting up I/O ports
 ; - Setting up the low-voltage detector
    \rightarrow Setting the LVI detection voltage (VLVI) to 2.84 ±0.1 V
 ;
    \rightarrow Specifying that an internal reset is generated if the supply voltage (VDD) is
 ;
less than the LVI detection voltage (VLVI)
```

; - Specifying that the CPU clock runs on the internal high-speed oscillation clock (8 MHz) ; - Stopping the internal low-speed oscillator ; - Disabling peripheral hardware not to be used ; - Outputting the LED lighting pattern ; - Setting up INTP1 interrupts (by using the falling edge) ; - Enabling interrupts ; ; <LED lighting pattern immediately after the reset ends> ; - Reset generated by other than the low-voltage detector: Turn off all LEDs ; - Reset generated by the low-voltage detector: Retain the LED lighting pattern before the reset ; ; <Number of switch inputs and LED lighting patterns> ; ; +-----+ LED1 LED2 LED3 ; | SW Inputs ; | (P30/INTP1) (P00) (P01) (P60) ; |-----|-----| ; | O times | Off | Off | Off | On | Off | Off ; | 1 time ; | 2 times | Off | On | Off ; 3 times On On | Off ; | 4 times Off Off On ; | 5 times | On | Off | On ; | 6 times Off On On ; | 7 times On | On On ; +----+ ; \* The lighting patterns from the zeroth switch input are repeated after the eighth switch input. ; \* If the switch is turned on, 0 is input to the ports. If the switch is turned off, 1 is input to the ports. ; \* The LEDs turn off if 1 is output from the ports and turn on if 0 is output from the ports. ; ; ; <I/O port settings> ; Output: P00, P01, P60 ; Input: P30 ; \* Set all unused ports that can be specified as output ports as output ports.

\*\*\*\*\*\*\*\*\*\*\*

VECT1	CSEG AT	0000H
DW	RESET_START	;0000H RESET input, POC, LVI, WDT
VECT2	CSEG AT	0004H
DW	IINIT	;0004H INTLVI
DW	IINIT	;0006H INTP0
DW	IINT_P1	;0008H INTP1
DW	IINIT	;000AH INTP2
DW	IINIT	;000CH INTP3
DW	IINIT	;000EH INTP4
DW	IINIT	;0010H INTP5
DW	IINIT	;0012H INTSRE6
DW	IINIT	;0014H INTSR6
DW	IINIT	;0016H INTST6
DW	IINIT	;0018H INTCSI10
DW	IINIT	;001AH INTTMH1
DW	IINIT	;001CH INTTMHO
DW	IINIT	;001EH INTTM50
DW	IINIT	;0020H INTTM000
DW	IINIT	;0022H INTTM010
DW	IINIT	;0024H INTAD
DW	IINIT	;0026H INTP6
DW	IINIT	;0028H INTRTCI
DW DW	IINIT	;002AH INTTM51 ;002CH INTKR
	IINIT	
DW	IINIT	;002EH INTRTC ;0030H INTP7
DW DW	IINIT IINIT	;0032H INTP8
		;0032H INTIICA0
DW DW	IINIT	;0034H INTICAU ;0036H INTCSI11
DW	IINIT IINIT	;0038H INTP9
DW	IINIT	;003AH INTP10
DW	IINIT	;003CH INTP11
DW	IINIT	;003EH BRK
Defir	ne the RAM data tabl	le
LED DSEG	SADDR	
LEDBUF:	DS 1	; Area in which to save the LED lighting patter

; Define the memory stack area ; DSTK DSEG IHRAM STACKEND: DS 20H ; Memory stack area = 32 bytes STACKTOP: ; Start address of the memory stack area ; Servicing interrupts by using unnecessary interrupt sources ; XMAIN CSEG UNIT IINIT: If an unnecessary interrupt occurred, the processing branches to this line. ; The processing then returns to the initial original processing because no processing is performed here. RETI ; Initialization after RESET ; RESET\_START: ;-----Disable interrupts DT ; Disable interrupts Set up the register bank ;------SEL rb0 ; Set up the register bank Specify the ROM and RAM sizes ; ;\_\_\_\_\_ Note that the values to specify vary depending on the model. Enable the settings for the model to use. (The uPD78F0588 is the default model.) ;------; Setting when using uPD78F0581 or uPD78F0586 ;MOV IMS, #042H ; Specify the ROM and RAM sizes

; Setting when using uPD78F0582 or uPD78F0587 ;MOV IMS, #004H ; Specify the ROM and RAM sizes ; Setting when using uPD78F0583 or uPD78F0588 MOV IMS, #0C8H ; Specify the ROM and RAM sizes •\_\_\_\_\_ Initialize the stack pointer MOVW SP, #STACKTOP ; Initialize the stack pointer Initialize port 0 Ρ0, #00000011B ; Set the P00 and P01 output latches to high level MOV ; Set the PO2 output latch to low level MOV PMO, #11111000B ; Specify P00 to P02 as output ports ; POO: Use to output a signal to LED1 ; P01: Use to output a signal to LED2 ; P02: Unused Initialize port 1 ;------MOV ADPC1, #00000111B ; Specify P10 to P12 as digital I/O ports MOV P1, #0000000B ; Set the P10 to P17 output latches to low level PM1, #0000000B ; Specify P10 to P17 as output ports MOV ; P10 to P17: Unused Initialize port 2 ;------ADPC0, #11111111B ; Specify P20 to P27 as digital I/O ports MOV MOV P2, #0000000B ; Set the P20 to P27 output latches to low level MOV PM2, #0000000B ; Specify P20 to P27 as output ports ; P20 to P27: Unused Initialize port 3 ;------MOV P3, #00000000B ; Set the P30 to P33 output latches to low level MOV PM3, #11110001B ; Specify P30 as an input port ; Specify P31 to P33 as output ports MOV PU3, #0000001B ; Connect an internal pull-up resistor to P30 ; Do not connect internal pull-up resistors to P31 to P33 ; P30: Use as a switch input pin (INTP1)

; P31 to P33: Unused

Initialize port 4 ;-----P4, #00000000B ; Set the P40 to P42 output latches to low level MOV MOV PM4, #11111000B ; Specify P40 to P42 as output ports ; P40 to P42: Unused Initialize port 6 #00000001B ; Set the P60 output latch to high level MOV P6. ; Set the P61 to P63 output latches to low level MOV PM6, #11110000B ; Specify P60 to P63 as output ports ; P60: Use to output a signal to LED3 ; P61 to P63: Unused Initialize port 7 MOV Ρ7, #00000000B ; Set the P70 to P75 output latches to low level MOV PM7, #11000000B ; Specify P70 to P75 as output ports ; P70 to P75: Unused Initialize port 12 ; ;------MOV P12, #0000000B ; Set the P120 output latch to low level MOV PM12, #11111110B ; Specify P120 as an output port ; P120 to P125: Unused Set up the low-voltage detector ; Check the reset source (Omit this setting for a reset generated by the lowvoltage detector) MOV Α, RESF ; Read the reset source BTA.0, \$HRES120 ; Has a reset been generated by the low-voltage detector? Yes, ; Set up the low-voltage detector SET1 LVIMK ; Disable the INTVLI interrupt MOV LVIM, #0000000B ; Low-voltage detection register ||||||+----- LVIF ; [Low-voltage detection flag] ; 0: - LVISEL = 0: Supply voltage (VDD) >= LVI ; detection voltage (VLVI), or when LVI ;

	operation is disabled
;	- LVISEL = 1: Input voltage from external input
	pin (EXLVI) >= LVI detection voltage
,	
i	(VEXLVI), or when LVI operation is disabled
;	1: - LVISEL = 0: Supply voltage (VDD) < LVI
;	detection voltage (VLVI)
;	- LVISEL = 1: Input voltage from external input
i	pin (EXLVI) < LVI detection voltage (VEXLVI)
;	+ LVIMD
;	[Low-voltage detection operation mode
(interrupt/reset)	
;	<pre>       0: - LVISEL = 0: Generate an internal interrupt</pre>
;	<pre>       signal when the supply voltage (VDD) drops</pre>
;	<pre>       lower than the LVI detection voltage (VLVI)</pre>
;	(VDD < VLVI) or when VDD becomes VLVI or
;	higher (VDD >= VLVI)
;	- LVISEL = 1: Generate an interrupt signal when
;	<pre>       the input voltage from an external input pin</pre>
;	(EXLVI) drops lower than the LVI detection
;	<pre>voltage (VEXLVI) (EXLVI &lt; VEXLVI) or when</pre>
;	EXLVI becomes VEXLVI or higher (EXLVI >=
;	VEXLVI)
;	<pre>1: - LVISEL = 0: Generate an internal reset signal</pre>
;	when the supply voltage (VDD) < the LVI
;	detection voltage (VLVI) and releases the
;	reset signal when VDD >= VLVI
;	- LVISEL = 1: Generate an internal reset signal
;	when the input voltage from an external input
:	pin (EXLVI) < the LVI detection voltage
•	(VEXLVI) and releases the reset signal when
•	EXLVI >= VEXLVI
	+ LVISEL
,	
;	
i	0: Detect level of supply voltage (VDD)
i	1: Detect level of input voltage from external
;	input pin (EXLVI)
;	++++ Be sure to clear this bit to 0
;	+ LVION
;	[Enable low-voltage detection operation]
;	0: Disable operation
;	1: Enable operation
MOV LVIS	
;	++++ LVIS3 to LVIS0
;	0000: VLVI0 (4.22 ±0.1 V)
;	0001: VLVI1 (4.07 ±0.1 V)
;	0010: VLVI2 (3.92 ±0.1 V)
;	0011: VLVI3 (3.76 ±0.1 V)

0100: VLVI4 (3.61 ±0.1 V) ; 0101: VLVI5 (3.45 ±0.1 V) ; 0110: VLVI6 (3.30 ±0.1 V) ; 0111: VLVI7 (3.15 ±0.1 V) ; 1000: VLVI8 (2.99 ±0.1 V) ; 1001: VLVI9 (2.84 ±0.1 V) ; 1010: VLVI10 (2.68 ±0.1 V) ; 1011: VLVI11 (2.53 ±0.1 V) ; 1100: VLVI12 (2.38 ±0.1 V) ; 1101: VLVI13 (2.22 ±0.1 V) ; 1110: VLVI14 (2.07 ±0.1 V) ; 1111: VLVI15 (1.91 ±0.1 V) ; ++++----- Be sure to clear this bit to 0 ; SET1 LVION ; Enable low-voltage detection ; Make the system wait until the low-voltage detector stabilizes (10 us or more) MOV в, #5 ; Specify the count value HRES100: NOP DBNZ в, \$HRES100 ; Has the operation stabilization wait time elapsed? No, ; Make the system wait until VDD becomes equal to or greater than VLVI HRES110: NOP LVIF, \$HRES110 ; Has VDD become equal to or greater than VLVI? No, BΤ SET1 LVIMD ; Specify an internal reset to be generated when VDD falls below VLVI RLEDBUF, #00000111B ; Initialize the LED lighting pattern MOV HRES120: ;------Specify the clock frequency ;------Specify the clock frequency so that the device can run on the internal highspeed oscillation clock. MOV OSCCTL,#0000000B ; Clock operation mode ||||+||+----- Be sure to clear this bit to 0 ; |||| ++---- RSWOSC/AMPHXT ; [XT1 oscillator oscillation mode selection] ; 00: Low power consumption oscillation ; 01: Normal oscillation ; 1x: Ultra-low power consumption oscillation ; ||++----- EXCLKS/OSCSELS ; [Subsystem clock pin operation setting] ;

;			(P123/XT1,P124/XT2/EXCLKS)		
;			Specify the use of the pin as an I/O port pin by		
	00 by a	also using XTSTA			
;	_		EXCLK/OSCSEL		
;			[High-speed system clock pin operation setting]		
;			(P121/X1,P122/X2/EXCLK)		
;			00: Input port		
;			01: X1 oscillation mode		
;			10: Input port		
;			11: External clock input mode		
MOV	PCC,		Select the CPU clock (fCPU)		
;		+   + + +	CSS/PCC2/PCC1/PCC0		
;			[CPU clock (fCPU) selection]		
;			0000:fXP		
;			0001:fXP/2		
;			0010:fXP/2^2		
;			0011:fXP/2^3		
;			0100:fXP/2^4		
;			1000:fSUB/2		
;			1001:fSUB/2		
;			1010:fSUB/2		
;			1011:fSUB/2		
;			1100:fSUB/2		
;			(Other than the above: Setting prohibited)		
;		+	Be sure to clear this bit to 0		
;		+	CLS		
;			[CPU clock status]		
;		+	XTSTART		
;			[Subsystem clock pin operation setting]		
;			Specify the use of the pin by also using EXCLKS		
and OSCSELS					
;		+	Be sure to clear this bit to O		
MOV	RCM,	#00000010B ;	Select the operating mode of the internal		
oscillator					
;		+			
i			[Internal high-speed oscillator oscillating/stopped]		
;			0: Internal high-speed oscillator oscillating		
;			1: Internal high-speed oscillator stopped		
;		+	LSRSTOP		
;			[Internal low-speed oscillator oscillating/stopped]		
;			0: Internal low-speed oscillator oscillating		
;			1: Internal low-speed oscillator stopped		
;			Be sure to clear this bit to 0		
;		+			
;			[Status of internal high-speed oscillator]		

	MOV	MOC,	#1000000B ;	Select the operating mode of the high-speed system					
clock									
;		+++++++ Be sure to clear this bit to 0							
;	+ MSTOP								
;	[Control of high-speed system clock operation]								
;	0: X1 oscillator operating/external clock from								
;		EXCLK pin is enabled							
;	1: X1 oscillator stopped/external clock from								
;				EXCLK pin is disabled					
	MOV	MCM,	#0000000B ;	Select the clock to supply					
;			+++						
;				[Clock supplied to main system and					
•				peripheral hardware]					
				00: Main system clock (fXP)					
,									
i				= internal high-speed oscillation clock (fIH)					
i				Peripheral hardware clock (fPRS)					
;				= internal high-speed oscillation clock (fIH)					
;				01: Main system clock (fXP)					
;				= internal high-speed oscillation clock (fIH)					
;				Peripheral hardware clock (fPRS)					
;				= internal high-speed oscillation clock (fIH)					
;				10: Main system clock (fXP)					
;				= internal high-speed oscillation clock (fIH)					
;				Peripheral hardware clock (fPRS)					
;				= high-speed system clock (fIH)					
;				11: Main system clock (fXP)					
;				= high-speed system clock (fIH)					
;				Peripheral hardware clock (fPRS)					
;				= high-speed system clock (fIH)					
;			+	- MCS					
;				[Main system clock status]					
;			+++++	- Be sure to clear this bit to O					
	MOV	PER0,	#0000000B ;	Control the real-time counter control clock					
;			++++++	- Be sure to clear this bit to O					
;			+	- RTCEN:					
;				[Real-time counter control clock]					
;				0: Stop supply of control clock					
;				1: Supply control clock					
;									
;	Disab	le peri	pheral hardware r	not to be used					
;									
	; 16-1	bit tim	er/event counter	00					
	MOV TMC00, #0000000B ; Disable the counter								
	; 8-b	it time:	r/event counters	50 and 51					

```
TMC50, #0000000B ; Disable timer 50
   MOV
   MOV
        TMC51, #0000000B ; Disable timer 51
   ; 8-bit timers H0 and H1
   MOV
        TMHMD0,
                  #0000000B ; Stop timer H0
   MOV
        TMHMD1,
                  #0000000B ; Stop timer H1
   ; Real-time counter
   MOV RTCC0, #0000000B ; Stop the counter
   ; Clock output controller
   MOV CKS, #0000000B ; Stop the clock frequency divider
   ; A/D converter
   MOV ADMO, #0000000B ; Stop A/D conversion
   ; Operational amplifiers
   MOV AMPOM, #0000000B ; Stop operational amplifier 0
        AMP1M, #0000000B ; Stop operational amplifier 1
   MOV
   ; Serial interface UART6
   MOV
       ASIM6, #0000001B ; Disable the interface
   ; Serial interface IICA
   MOV
        IICACTL0,#0000000B ; Disable the interface
   ; Serial interfaces CSI10 and CSI11
        CSIM10, #0000000B ; Disable CSI10
   MOV
   MOV
        CSIM11,
                  #00000000B ; Disable CSI11
   ; Interrupts (The interrupts to be used are enabled later)
   MOVW
        MKO, #OFFFFH
                       ; Disable all interrupts
   MOVW MK1, #0FFFFH
                       ;
   ; Key interrupts
   MOV
        KRM, #0000000B ; Disable all key interrupts
Output the LED lighting pattern
MOV A,
            RLEDBUF
                       ; Read the LED lighting pattern
            #00000011B ; Mask unnecessary sections
   AND A,
   MOV PO, A
                       ; Control LED1 and LED2
   MOV1 CY, RLEDBUF.2 ; Control LED3
   MOV1 P6.0, CY
                        ;
;------
 Set up interrupts
;
```

```
;-----
       EGPCTL0, #0000000B ; Disable the INTP1 rising edge
   MOV
   MOV EGNCTL0, #00000010B ; Enable the INTP1 falling edge
   CLR1 PIF1
                   ; Clear the INTP1 interrupt request
   CLR1 PMK1
                    ; Enable the INTP1 interrupt
;-----
   Enable interrupts
EТ
                    ; Enable interrupts
   BR
      MMAIN_LOOP
                   ; Go to the main loop
;
;
   Main loop
MMAIN_LOOP:
   NOP
                    ; Make the system wait for an interrupt to occur
   BR
       $MMAIN_LOOP
;
   INTP1 interrupt servicing (by using the INTP1 falling edge)
;
IINT_P1:
   SEL
       RB1
                    ; Switch the register bank
   ; Make the system wait for about 10 ms to prevent chattering
   MOVW AX,
          #0
                   ; Clear the count value
HINTP100:
   INCW AX
                    ; Count the elapsed time
   CMPW AX, #5000
                    ; Determine the elapsed time
                    ; Has the wait period ended? No,
   BC
      SHINTP100
   CLR1 PIF1
                    ; Clear the INTP1 interrupt request
   BT
       P3.0, $HINTP800 ; Is there continued switch input? No,
   ; Turn on the LEDs
   DEC
       RLEDBUF
                   ; Switch the LED lighting pattern
   AND
       RLEDBUF,#00000111B ; Mask unnecessary sections
   MOV
          RLEDBUF
                   ; Read the LED lighting pattern
       A,
          #00000011B ; Mask unnecessary sections
   AND
       A,
                    ; Control LED1 and LED2
   MOV
      P0,
           Α
```

MOV1 CY, RLEDBUF.2 ; Control LED3 MOV1 P6.0, CY ; HINTP800: RETI end

main.c (C language version)					
/**************************************					
NEC Electronics 78K0/KC2-L Series					
***************************************					
78K0/KC2-L Series Sample Program (Low-Voltage Detection)					
***************************************					
Reset Generation upon Detection of Voltage Less Than About 2.8 V					
***************************************					
< <history>&gt;</history>					
2009.1 Release					
***************************************					

#### << 0verview>>

This sample program presents an example of using the low-voltage detector. In the sample program, the low-voltage detector is specified to detect that VDD is less than VLVI (where VLVI is 2.84  $\pm$ 0.1 V), and then generate an internal reset (LVI reset). After completion of the initial settings, an LED lighting pattern is displayed according to the number of switch inputs, by detecting the falling edge of the switch input and performing interrupt servicing. When a reset is generated by other than LVI, the program is used to initialize the number of switch inputs. When an LVI reset is generated, the number of switch inputs immediately before reset generation is restored and an LED lighting pattern is displayed accordingly immediately after the LVI reset ends, because RAM retains the data immediately before the reset, unless it falls below the POC detection voltage (VPDR = 1.59  $\pm$ 0.09 V).

<Primary initial settings>

(Option byte settings)

- Allowing the internal low-speed oscillator to be programmed to stop
- Disabling the watchdog timer
- Setting the internal high-speed oscillation clock frequency to 8 MHz

- Disabling LVI from being started by default

(Settings during initialization immediately after a reset ends)

- Specifying the ROM and RAM sizes
- Setting up I/O ports
- Setting up the low-voltage detector

 $\rightarrow$  Setting the LVI detection voltage (VLVI) to 2.84 ±0.1 V

 $\rightarrow$  Specifying that an internal reset is generated if the supply voltage (VDD) is less than the LVI detection voltage (VLVI)

- Specifying that the CPU clock runs on the internal high-speed oscillation clock (8 MHz)

- Stopping the internal low-speed oscillator

- Disabling peripheral hardware not to be used

- Outputting the LED lighting pattern

- Setting up INTP1 interrupts (by using the falling edge)

- Enabling interrupts

<LED lighting pattern immediately after the reset ends>

- Reset generated by other than the low-voltage detector: Turn off all LEDs

- Reset generated by the low-voltage detector: Retain the LED lighting pattern before the reset

<Number of switch inputs and LED lighting patterns>

+			+
SW Inputs	LED1	LED2	LED3
(P30/INTP1)	(P00)	(P01)	(P60)
0 times	Off	Off	Off
1 time	On	Off	Off
2 times	Off	On	Off
3 times	On	On	Off
4 times	Off	Off	0n
5 times	On	Off	0n
6 times	Off	On	0n
7 times	On	On	On
+			+

\* The lighting patterns from the zeroth switch input are repeated after the eighth switch input.

\* If the switch is turned on, 0 is input to the ports. If the switch is turned off, 1 is input to the ports.

\* The LEDs turn off if 1 is output from the ports and turn on if 0 is output from the ports.

#pragma SFR /\* SFR names can be described at the C source level \*/
```
#pragma DI
             /* DI instructions can be described at the C source level */
              /* EI instructions can be described at the C source level */
#pragma EI
#pragma NOP
              /* NOP instructions can be described at the C source level */
#pragma interrupt INTP1 fn_intp1 RB1 /* Declare the interrupt function: INTP1 */
/*_____
 Define the RAM data table
-----*/
sreg unsigned char ucLEDBuffer; /* Area in which to save the LED lighting pattern
(defined as an area in the internal high-speed RAM) */
Initialization after RESET
*****
void hdwinit( void )
{
 unsigned char ucCounter; /* Count variable */
/*-----
 Disable interrupts
-----*/
             /* Disable interrupts */
 DI();
/*_____
 Specify the ROM and RAM sizes
_____
 Note that the values to specify vary depending on the model.
 Enable the settings for the model to use. (The uPD78F0588 is the default model.)
 */
 /* Setting when using uPD78F0581 or uPD78F0586 */
 /*IMS = 0x42;*/
                  /* Specify the ROM and RAM sizes */
 /* Setting when using uPD78F0582 or uPD78F0587 */
 /*IMS = 0x04;*/
                 /* Specify the ROM and RAM sizes */
 /* Setting when using uPD78F0583 or uPD78F0588 */
 IMS = 0xC8;
             /* Specify the ROM and RAM sizes */
/*-----
 Initialize port 0
 -----*/
 ΡÛ
     = 0b00000011; /* Set the P00 and P01 output latches to high level */
              /* Set the PO2 output latch to low level */
```

```
= Ob11111000; /* Specify P00 to P02 as output ports */
 PM0
              /* P00: Use to output a signal to LED1 */
              /* P01: Use to output a signal to LED2 */
              /* P02: Unused */
/*-----
 Initialize port 1
-----*/
 ADPC1 = 0b00000111; /* Specify P10 to P12 as digital I/O ports */
 P1
    = Ob00000000; /* Set the P10 to P17 output latches to low level */
 PM1
     = Ob0000000; /* Specify P10 to P17 as output ports */
              /* P10 to P17: Unused */
/*-----
           _____
 Initialize port 2
   */
 ADPC0 = 0b11111111; /* Specify P20 to P27 as digital I/O ports */
P2
    = 0b00000000; /* Set the P20 to P27 output latches to low level */
     = Ob0000000; /* Specify P20 to P27 as output ports */
 PM2
              /* P20 to P27: Unused */
/*-----
 Initialize port 3
-----*/
 P3
     = Ob00000000; /* Set the P30 output latch to low level */
     = Ob11110001; /* Specify P30 as an input port */
 PM3
               /* Specify P31 to P33 as output ports */
     = 0b00000001; /* Connect an internal pull-up resistor to P30 */
 PU3
              /* Do not connect internal pull-up resistors to P31 to P33 */
              /* P30: Use as a switch input pin (INTP1) */
              /* P31 to P33: Unused */
/*-----
 Initialize port 4
-----*/
 Р4
     = Ob00000000; /* Set the P40 to P42 output latches to low level */
     = Ob11111000; /* Specify P40 to P42 as output ports */
 PM4
              /* P40 to P42: Unused */
/*-----
 Initialize port 6
-----*/
 P6
     = 0b00000001; /* Set the P60 output latch to high level */
              /* Set the P61 to P63 output latches to low level */
 PM6
    = 0b11110000; /* Specify P60 to P63 as output ports */
              /* P60: Use to output a signal to LED3 */
              /* P61 to P63: Unused */
```

```
/*_____
  Initialize port 7
 -----*/
  Р7
       = 0b00000000; /* Set the P70 to P75 output latches to low level */
  PM7
       = 0b11000000; /* Specify P70 to P75 as output ports */
                 /* P70 to P75: Unused */
 /*_____
  Initialize port 12
 */
  P12
       = 0b0000000; /* Set the P120 output latch to low level */
  PM12 = 0b11111110; /* Specify P120 as an output port */
                 /* P120 to P125: Unused */
 /*_____
  Set up the low-voltage detector
 -----*/
  /* Check the reset source (Omit this setting for a reset generated by the low-
voltage detector) */
  if (!(RESF & 0b0000001)){
     LVIMK = 1; /* Disable the INTVLI interrupt */
     LVIM
          = 0b0000000; /* Low-voltage detection register */
     /*
             |||||+---- LVIF */
     /*
             [Low-voltage detection flag] */
             /*
                      0: - LVISEL = 0: Supply voltage (VDD) >= LVI detection */
     /*
             voltage (VLVI), or when LVI operation is disabled */
     /*
             - LVISEL = 1: Input voltage from external input pin */
     /*
             (EXLVI) >= LVI detection voltage (VEXLVI), or */
     /*
                          when LVI operation is disabled */
             /*
                     1: - LVISEL = 0: Supply voltage (VDD) < LVI detection */
             /*
             voltage (VLVI) */
     /*
             - LVISEL = 1: Input voltage from external input pin */
     /*
                          (EXLVI) < LVI detection voltage (VEXLVI) */
             /*
             |||||+---- LVIMD */
     /*
             [Low-voltage detection operation mode (interrupt/reset)
selection] */
     /*
             0: - LVISEL = 0: Generate an internal interrupt signal */
     /*
             when the supply voltage (VDD) drops lower than */
     /*
             the LVI detection voltage (VLVI) (VDD < VLVI) or */
     /*
                          when VDD becomes VLVI or higher (VDD >= VLVI) */
             /*
             - LVISEL = 1: Generate an interrupt signal when the */
     /*
             input voltage from an external input pin (EXLVI) */
     /*
             drops lower than the LVI detection voltage */
                          (VEXLVI) (EXLVI < VEXLVI) or when EXLVI becomes */
     /*
             /*
                          VEXLVI or higher (EXLVI >= VEXLVI) */
             /*
             1: - LVISEL = 0: Generate an internal reset signal */
     /*
             when the supply voltage (VDD) < the LVI detection */
```

/\* voltage (VLVI) and releases the reset signal when \*/ /\* VDD >= VLVI \*/ /\* - LVISEL = 1: Generate an internal reset signal \*/ /\* when the input voltage from an external input pin \*/ /\* (EXLVI) < the LVI detection voltage (VEXLVI) and \*/ releases the reset signal when EXLVI >= VEXLVI \*/ /\* /\* ||||+----- LVISEL \*/ /\* [Voltage detection selection] \*/ /\* 0: Detect level of supply voltage (VDD) \*/ /\* 1: Detect level of input voltage from external input \*/ /\* pin (EXLVI) \*/ /\* |++++----- Be sure to clear this bit to 0 \*/ /\* +----- LVION \*/ /\* [Enable low-voltage detection operation] \*/ /\* 0: Disable operation \*/ /\* 1: Enable operation \*/ LVIS = 0b00001001; /\* Low-voltage detection level select register \*/ /\* ||||++++---- LVIS3 to LVIS0 \*/ /\* 0000: VLVI0 (4.22 ±0.1 V) \*/ /\* 0001: VLVI1 (4.07 ±0.1 V) \*/ /\* 0010: VLVI2 (3.92 ±0.1 V) \*/ /\* 0011: VLVI3 (3.76 ±0.1 V) \*/ /\* 0100: VLVI4 (3.61 ±0.1 V) \*/ /\* 0101: VLVI5 (3.45 ±0.1 V) \*/ 0110: VLVI6 (3.30 ±0.1 V) \*/ /\* /\* 0111: VLVI7 (3.15 ±0.1 V) \*/ /\* 1000: VLVI8 (2.99 ±0.1 V) \*/ /\* 1001: VLVI9 (2.84 ±0.1 V) \*/ /\* 1010: VLVI10 (2.68 ±0.1 V) \*/ 1011: VLVI11 (2.53 ±0.1 V) \*/ /\* /\* 1100: VLVI12 (2.38 ±0.1 V) \*/ /\* 1101: VLVI13 (2.22 ±0.1 V) \*/ /\* 1110: VLVI14 (2.07 ±0.1 V) \*/ 1111: VLVI15 (1.91 ±0.1 V) \*/ /\* /\* ++++----- Be sure to clear this bit to 0 \*/ LVION = 1; /\* Enable low-voltage detection \*/ /\* Make the system wait until the low-voltage detector stabilizes (10 us or more) \*/ for ( ucCounter = 0; ucCounter < 2; ucCounter++) {</pre> NOP(); } /\* Make the system wait until VDD becomes equal to or greater than VLVI \*/ while( LVIF ) { NOP();

```
}
     LVIMD = 1; /* Specify an internal reset to be generated when VDD falls below
VLVI */
     ucLEDBuffer = 0b00000111; /* Initialize the LED lighting pattern */
  }
 /*-----
  Specify the clock frequency
 _____
  Specify the clock frequency so that the device can run on the internal high-speed
oscillation clock.
 -----*/
  OSCCTL = 0b0000000; /* Clock operation mode */
   /*
           ||||+||+---- Be sure to clear this bit to 0 */
  /*
           |||| ++---- RSWOSC/AMPHXT */
   /*
           [XT1 oscillator oscillation mode selection] */
                     00: Low power consumption oscillation */
   /*
           /*
           01: Normal oscillation */
   /*
           1x: Ultra-low power consumption oscillation */
   /*
           | ++---- EXCLKS/OSCSELS */
  /*
                    [Subsystem clock pin operation setting] */
           /*
                    (P123/XT1, P124/XT2/EXCLKS) */
           /*
           Specify the use of the pin as an I/O port pin by specifying
000 by also using XTSTART */
   /*
           ++---- EXCLK/OSCSEL */
   /*
                     [High-speed system clock pin operation setting] */
   /*
                     (P121/X1, P122/X2/EXCLK) */
                     00: Input port */
   /*
   /*
                     01: X1 oscillation mode */
                     10: Input port */
   /*
   /*
                     11: External clock input mode */
  PCC
        = 0b00000000; /* Select the CPU clock (fCPU) */
   /*
           |||+|+++---- CSS/PCC2/PCC1/PCC0 */
   /*
                    [CPU clock (fCPU) selection] */
           /*
           0000:fXP */
           0001:fXP/2 */
   /*
   /*
           0010:fXP/2^2 */
   /*
           0011:fXP/2^3 */
           /*
                     0100:fXP/2^4 */
   /*
           1000:fSUB/2 */
   /*
           1001:fSUB/2 */
   /*
           1010:fSUB/2 */
   /*
           1011:fSUB/2 */
  /*
           1100:fSUB/2 */
```

(Other than the above: Setting prohibited) \*/

/\*

```
/*
             ||| +----- Be sure to clear this bit to 0 */
   /*
             ||+---- CLS */
   /*
             [CPU clock status] */
             +----- XTSTART */
   /*
   /*
                       [Subsystem clock pin operation setting] */
   /*
                        Specify the use of the pin by also using EXCLKS and OSCSELS
*/
   /*
             +----- Be sure to clear this bit to 0 */
  RCM
         = 0b00000010; /* Select the operating mode of the internal oscillator */
             ||||||+---- RSTOP */
   /*
   /*
                       [Internal high-speed oscillator oscillating/stopped] */
             /*
                        0: Internal high-speed oscillator oscillating */
             /*
             1: Internal high-speed oscillator stopped */
   /*
             |||||+---- LSRSTOP */
   /*
             [Internal low-speed oscillator oscillating/stopped] */
   /*
             0: Internal low-speed oscillator oscillating */
   /*
             1: Internal low-speed oscillator stopped */
             |+++++----- Be sure to clear this bit to 0 */
   /*
   /*
             +---- RSTS */
   /*
                       [Status of internal high-speed oscillator] */
  MOC
         = 0b10000000; /* Select the operating mode of the high-speed system clock */
   /*
             |+++++++---- Be sure to clear this bit to 0 */
   /*
             +----- MSTOP */
   /*
                       [Control of high-speed system clock operation] */
   /*
                        0: X1 oscillator operating/external clock from EXCLK pin is
enabled */
   /*
                        1: X1 oscillator stopped/external clock from EXCLK pin is
disabled */
  MCM
         = 0b0000000; /* Select the clock to supply */
   /*
             ||||+++---- XSEL/MCM0 */
   /*
                          [Clock supplied to main system and peripheral hardware] */
             /*
             00: Main system clock (fXP) */
   /*
             = internal high-speed oscillation clock (fIH) */
   /*
             Peripheral hardware clock (fPRS) */
   /*
             = internal high-speed oscillation clock (fIH) */
   /*
             01: Main system clock (fXP) */
   /*
             = internal high-speed oscillation clock (fIH) */
   /*
                               Peripheral hardware clock (fPRS) */
             /*
             = internal high-speed oscillation clock (fIH) */
   /*
             10: Main system clock (fXP) */
   /*
             = internal high-speed oscillation clock (fIH) */
   /*
             Peripheral hardware clock (fPRS) */
   /*
                                = high-speed system clock (fIH) */
             /*
             11: Main system clock (fXP) */
   /*
             = high-speed system clock (fIH) */
```

```
/*
                           Peripheral hardware clock (fPRS) */
 /*
           = high-speed system clock (fIH) */
 /*
           ||||| +---- MCS */
 /*
           [Main system clock status] */
 /*
           +++++----- Be sure to clear this bit to 0 */
 PER0
      = 0b00000000; /* Control the real-time counter control clock */
           |++++++--- Be sure to clear this bit to 0 ^{*}/
 /*
           +---- RTCEN: */
 /*
 /*
                     [Real-time counter control clock] */
 /*
                      0: Stop supply of control clock */
 /*
                     1: Supply control clock */
/*_____
           _____
 Disable peripheral hardware not to be used
     -----*/
 /* 16-bit timer/event counter 00 */
 TMC00 = 0b0000000; /* Disable the counter */
 /* 8-bit timer/event counters 50 and 51 */
 TMC50 = 0b0000000; /* Disable timer 50 */
 TMC51 = 0b0000000; /* Disable timer 51 */
 /* 8-bit timers H0 and H1 */
 TMHMD0 = 0b0000000; /* Stop timer H0 */
 TMHMD1 = 0b0000000; /* Stop timer H1 */
 /* Real-time counter */
 RTCC0 = 0b0000000; /* Stop the counter */
 /* Clock output controller */
       = 0b0000000; /* Stop the clock frequency divider */
 CKS
 /* A/D converter */
 ADM0 = 0b00000000; /* Stop A/D conversion */
 /* Operational amplifiers */
 AMPOM = 0b00000000; /* Stop operational amplifier 0 */
 AMP1M = 0b0000000; /* Stop operational amplifier 1 */
 /* Serial interface UART6 */
 ASIM6 = 0b0000001; /* Disable the interface */
 /* Serial interface IICA */
 IICACTL0 = Ob00000000; /* Disable the interface */
 /* Serial interfaces CSI10 and CSI11 */
 CSIM10 = 0b0000000; /* Disable CSI10 */
```

```
CSIM11 = 0b0000000; /* Disable CSI11 */
/\,{}^{\star} Interrupts (The interrupts to be used are enabled later) \,{}^{\star}/
           /* Disable all interrupts */
MK ()
    = 0 \times FFFF;
MK1
    = 0 \times FFFF;
/* Key interrupts */
    = 0b00000000; /* Disable all key interrupts */
KRM
/*-----
Output the LED lighting pattern
*/
P0 = ( ucLEDBuffer & 0b0000011 );
                     /* Control LED1 and LED2 */
P6 = ( (ucLEDBuffer & Ob0000100) >> 2 ); /* Control LED3 */
/*-----
Set up interrupts
-----*/
EGPCTL0 = 0b00000000; /* Disable the INTP1 rising edge */
EGNCTL0 = 0b00000010; /* Enable the INTP1 falling edge */
PIF1 = 0;
            /* Clear the INTP1 interrupt request */
PMK1 = 0;
             /* Enable the INTP1 interrupt */
/*-----
Enable interrupts
-----*/
EI(); /* Enable interrupts */
}
Main loop
void main(void)
{
while (1) {
  NOP(); /* Make the system wait for an interrupt to occur */
}
}
INTP1 interrupt servicing (by using the INTP1 falling edge)
```

```
___interrupt void fn_intp1(void)
{
 unsigned short ushCounter; /* Count variable */
 /* Make the system wait for about 10 ms to prevent chattering */
 for( ushCounter = 0; ushCounter < 2850; ushCounter++ ) {</pre>
    NOP();
 }
 PIF1 = 0; /* Clear the INTP1 interrupt request */
 /* If switch input continues */
 if( !P3.0 ){
    ucLEDBuffer--;
                              /* Switch the LED lighting pattern */
    ucLEDBuffer &= 0b00000111; /* Mask unnecessary sections */
    P0 = ( ucLEDBuffer & 0b0000011);
                                              /* Control LED1 and LED2 */
    P6 = ( (ucLEDBuffer & Ob0000100) >> 2 ); /* Control LED3 */
 }
}
```

# APPENDIX B USING 78K0/KC2-L 44-PIN PRODUCTS

All 78K0/KC2-L sample programs are intended for 48-pin products. To use a 78K0/KC2-L sample program for a 44-pin product, specify the following settings:

## (1) Initial settings of ports

- Setting up port 0
   Change the value of bit 2 of port mode register 0 (PM0) from "0" to "1".
- Setting up port 4 Change the value of bit 2 of port mode register 4 (PM4) from "0" to "1".
- Setting up port 7 Change the values of bits 5 and 4 of port mode register 7 (PM7) from "00" to "11".

## (2) Disabling unused peripheral hardware

Delete the instruction used to set up the clock output selection register (CKS).

# APPENDIX C REVISION HISTORY

Edition	Date Published	Page	Revision
1st edition	September 2009	-	_

For further information, please contact:

**NEC Electronics Corporation** 

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111 http://www.necel.com/

### [America]

## NEC Electronics America, Inc.

2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A. Tel: 408-588-6000 800-366-9782 http://www.am.necel.com/

### [Europe]

# NEC Electronics (Europe) GmbH

Arcadiastrasse 10 40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/

#### Hanover Office

Podbielskistrasse 166 B 30177 Hannover Tel: 0 511 33 40 2-0

Munich Office Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

### Stuttgart Office

Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

## United Kingdom Branch

Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

#### **Succursale Française** 9, rue Paul Dautier, B.P. 52

78142 Velizy-Villacoublay Cédex France Tel: 01-3067-5800

Sucursal en España Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787

# Tyskland Filial

Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 638 72 00

### **Filiale Italiana** Via Fabio Filzi, 25/A

20124 Milano, Italy Tel: 02-667541

### **Branch The Netherlands**

Steijgerweg 6 5616 HS Eindhoven The Netherlands Tel: 040 265 40 10

### [Asia & Oceania]

NEC Electronics (China) Co., Ltd 7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: 010-8235-1155 http://www.cn.necel.com/

### Shanghai Branch

Room 2509-2510, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai, P.R.China P.C:200120 Tel:021-5888-5400 http://www.cn.necel.com/

#### Shenzhen Branch

Unit 01, 39/F, Excellence Times Square Building, No. 4068 Yi Tian Road, Futian District, Shenzhen, P.R.China P.C:518048 Tel:0755-8282-9800 http://www.cn.necel.com/

### NEC Electronics Hong Kong Ltd.

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

#### NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-8175-9600 http://www.tw.necel.com/

#### NEC Electronics Singapore Pte. Ltd.

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/

#### NEC Electronics Korea Ltd.

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737 http://www.kr.necel.com/

G0706