

RX24T Group, RX62T Group

R01AN2836EJ0100 Rev.1.00 Points of Difference Between RX24T Group and RX62T Group Jan 14, 2016

Introduction

This application note is intended as a reference for confirming the points of difference between the I/O registers of the RX24T Group and RX62T Group.

Target Devices

- RX24T Group 100-pin version, ROM capacity: 128 KB and 256 KB
- RX24T Group 80-pin version, ROM capacity: 128 KB and 256 KB

When using this application note with other Renesas MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.

Contents

| 1. | Comparison of Functions of RX24T Group and RX62T Group | . 2 |
|----|--|-----|
| 2. | Comparative Overview of Functions | . 3 |
| 3. | Reference Documents | 53 |



1. Comparison of Functions of RX24T Group and RX62T Group

A comparison of the functions of the RX24T Group and RX62T Group is provided below. For details of the functions, see 2., Comparative Overview of Functions, and 3., Reference Documents.

Table 1.1 is a comparative listing of the functions of the RX24T and RX62T.

Table 1.1 Comparison of Functions of RX24T and RX62T

| Function | RX62T | RX24T |
|--|------------------|------------------|
| Operating mode | \bigtriangleup | \bigtriangleup |
| Reset | \bigtriangleup | \triangle |
| Option-setting memory | × | 0 |
| Voltage detection circuit (Lvd): Rx62t, (Lvdab): Rx24t | \bigtriangleup | \bigtriangleup |
| Clock generation circuit | \bigtriangleup | \bigtriangleup |
| Clock frequency accuracy measurement circuit (CAC) | × | 0 |
| Low power consumption function | \bigtriangleup | \bigtriangleup |
| Register write protection function | X | 0 |
| Interrupt controller (ICU): RX62T, (ICUb): RX24T | \bigtriangleup | \bigtriangleup |
| Buses | \bigtriangleup | \bigtriangleup |
| Memory-protection unit (MPU) | \bigtriangleup | \bigtriangleup |
| Data transfer controller (DTC): RX62T, (DTCa): RX24T | \bigtriangleup | \bigtriangleup |
| I/O port | \bigtriangleup | \bigtriangleup |
| Multi-function pin controller (MPC) | X | 0 |
| Multi-function timer pulse unit 3 (MTU3): RX62T, (MTU3c): RX24T | \bigtriangleup | \bigtriangleup |
| Port output enable 3 (POE3): RX62T, (POE3b): RX24T | \bigtriangleup | \bigtriangleup |
| 8-bit timer (TMR) | × | 0 |
| Compare match timer (CMT) | 0 | 0 |
| Watchdog timer (WDT) | 0 | Х |
| Independent watchdog timer (IWDTa) | \bigtriangleup | \bigtriangleup |
| Serial communications interface (SCIb): RX62T, (SCIg): RX24T | \bigtriangleup | \bigtriangleup |
| I ² C bus interface (RIIC): RX62T, (RIICa): RX24T | \bigtriangleup | \bigtriangleup |
| CAN module (CAN) | 0 | Х |
| Serial peripheral interface (RSPI): RX62T, (RSPIb): RX24T | \bigtriangleup | \bigtriangleup |
| LIN module (LIN) | 0 | Х |
| CRC calculator (CRC) | 0 | 0 |
| 12-bit A/D converter (S12ADA): RX62T, (S12ADE): RX24T | \bigtriangleup | \bigtriangleup |
| 10-bit A/D converter (ADA) | 0 | Х |
| D/A converter (DA) for generating comparator C reference voltage | Х | 0 |
| Comparator C (CMPC) | Х | 0 |
| Data operation circuit (DOC) | X | 0 |
| RAM | \bigtriangleup | \bigtriangleup |
| Flash memory | \bigtriangleup | \bigtriangleup |

Note: \bigcirc : Function implemented, \times : Function not implemented, \triangle : Differences exist between implementation of function on RX62T and RX24T.



2. Comparative Overview of Functions

2.1 Operating Modes

Table 2.1 shows a comparative listing of the operating mode registers.

Table 2.1 Comparative Listing of Operating Mode Registers

| Bit | RX62T | RX24T |
|----------|---|--|
| MD0 | MD0 pin status flag | — |
| MD | | MD pin status flag |
| MD1 | MD1 pin status flag | — |
| MDE | MDE pin status flag | — |
| IROM | On-chip ROM startup status flag | — |
| BOTS | Boot mode startup flag | — |
| ROME | On-chip ROM enable bit | |
| KEY[7:0] | SYSCR0 key code | |
| | MD0 MD MD1 MDE IROM BOTS ROME | MD0MD0 pin status flagMD—MD1MD1 pin status flagMDEMDE pin status flagIROMOn-chip ROM startup status flagBOTSBoot mode startup flagROMEOn-chip ROM enable bit |

2.2 Resets

Table 2.2 shows a comparative listing of the reset specifications and Table 2.3 shows a comparative listing of the reset registers.

| Reset Name | RX62T | RX24T |
|----------------------------------|---|---|
| RES# pin reset | Voltage input to the RES# pin is driven low. | Voltage input to the RES# pin is driven low. |
| Power-on reset | VCC rises or falls (voltage detection: VPOR). | VCC rises (voltage detection: VPOR). |
| Voltage monitoring reset | VCC falls (voltage detection: Vdet1 and Vdet2). | VCC falls (voltage detection: Vdet0, Vdet1, and Vdet2). |
| Deep software standby reset | Deep software standby mode is canceled by an interrupt. | |
| Independent watchdog timer reset | The independent watchdog timer underflows. | The independent watchdog timer underflows or reflesh error. |
| Watchdog timer reset | The watchdog timer overflows. | |
| Software reset | _ | Register settings |

Table 2.2 Comparative Listing of Reset Specifications



| Register | Bit | RX62T | RX24T |
|----------|--------------|----------------------------------|------------------------------------|
| RSTSR0 | PORF | | Power-on reset detection flag |
| | LVD0RF | | Voltage monitoring 0 reset |
| | | | detection flag |
| | LVD1RF | | Voltage monitoring 1 reset |
| | | | detection flag |
| | LVD2RF | | Voltage monitoring 2 reset |
| | | | detection flag |
| RSTSR1 | CWSF | — | Cold/warm start determination flag |
| RSTSR2 | IWDTRF | — | Independent watchdog timer reset |
| | | | detection flag |
| | SWRF | <u> </u> | Software reset detection flag |
| SWRR | SWRR[15:0] | — | Software reset bits |
| RSTSR | PORF | Power-on reset flag | — |
| | LVD1F | LVD1 detection flag | — |
| | LVD2F | LVD2 detection flag | — |
| | DPSRSTF | Deep software standby reset flag | — |
| RSTCSR | RSTE | Reset enable bit | _ |
| | WOVF | Watchdog timer overflow flag | _ |
| IWDTSR | CNTVAL[13:0] | Down counter bits | |
| | UNDFF | Underflow flag | |

Table 2.3 Comparative Listing of Reset Registers



2.3 Voltage Detection Circuit

Table 2.4 shows a comparative listing of the voltage detection circuit specifications and Table 2.5 shows a comparative listing of the voltage detection circuit registers.

| | | RX62T (LVD) | | RX24T (LVDAb) | | |
|------------------------------------|----------------------|---------------------------------------|---------------------------------------|--|--|--|
| ltem | | Voltage Monitoring 1 | Voltage Monitoring 2 | Voltage Monitoring 0 | Voltage Monitoring 1 | Voltage Monitoring 2 |
| VCC monitoring | Monitored voltage | Vdet1 | Vdet2 | Vdet0 | Vdet1 | Vdet2 |
| | Detection target | Voltage falls lower than Vdet1. | Voltage falls lower than Vdet2. | Voltage falls lower than Vdet0. | Voltage rises or falls past Vdet1. | Voltage rises or falls past Vdet2. |
| | Detection voltage | | _ | Selectable from two levels using OFS1.VDSEL[1:0] bits. | Selectable from nine levels using LVDLVLR.LVD1L VL[3:0] bits. | Selectable from four levels using LVDLVLR.LVD2L VL[1:0] bits. |
| | Monitor flag | _ | _ | | LVD1SR.LVD1 MON flag: Monitors if higher or lower than Vdet1. | LVD2SR.LVD2M ON flag: Monitors if higher or lower than Vdet2. |
| | | _ | | - | LVD1SR.LVD1 DET flag: Detects rise or fall past Vdet1. | LVD2SR.LVD2D ET flag: Detects rise or fall past Vdet2. |
| Voltage detection processing | Reset | Voltage monitoring 1 reset | Voltage monitoring 2 reset | Voltage monitoring 0 reset | Voltage monitoring 1 reset | Voltage monitoring 2 reset |
| | | Valtage | | Reset when Vdet0 > VCC: CPU operation restarts a fixed period of time after VCC > Vdet0. | Reset when Vdet1 > VCC: Selectable between CPU operation restarts a fixed period of time after VCC > Vdet1 and CPU operation restarts a fixed period of time after Vdet1 > VCC. | Reset when Vdet2 > VCC: Selectable between CPU operation restarts a fixed period of time after VCC > Vdet2 and CPU operation restarts a fixed period of time after Vdet2 > VCC. |
| | Interrupt | Voltage monitoring 1 interrupt | Voltage monitoring 2 interrupt | _ | Voltage monitoring 1 interrupt | Voltage monitoring 2 interrupt |
| | | _ | _ | | Selectable between non- maskable interrupt and interrupt. | Selectable between non- maskable interrupt and interrupt. |
| | | | _ | - | Interrupt request generated both when Vdet1 > VCC and when VCC > Vdet1, or one or the other. | Interrupt request generated both when Vdet2 > VCC and when VCC > Vdet2, or one or the other. |

Table 2.4 Comparative Listing of Voltage Detection Circuit Specifications



| Register | Bit | RX62T (LVDA) | RX24T (LVDAb) |
|----------|--------------|----------------------------------|--|
| RSTSR | PORF | Power-on reset flag | |
| | LVD1F | LVD1 detection flag | |
| | LVD2F | LVD2 detection flag | |
| | DPSRSTF | Deep software standby reset flag | |
| LVDKEYR | KEY[7:0] | LVDCR key code | |
| LVDCR | LVD1RI | LVD1 reset/interrupt select bit | _ |
| | LVD1E | LVD1 enable bit | _ |
| | LVD2RI | LVD2 reset/interrupt select bit | _ |
| | LVD2E | LVD2 enable bit | |
| LVD1CR1 | LVD1IDTSEL | | Voltage monitoring 1 interrupt |
| | [1:0] | | generation condition select bits |
| | LVD1IRQSEL | _ | Voltage monitoring 1 interrupt type select bit |
| LVD1SR | LVD1DET | _ | Voltage monitoring 1 voltage change detection flag |
| | LVD1MON | _ | Voltage monitoring 1 signal monitor flag |
| LVD2CR1 | LVD2IDTSEL | | Voltage monitoring 2 interrupt |
| | [1:0] | | generation condition select bits |
| | LVD2IRQSEL | _ | Voltage monitoring 2 interrupt type select bit |
| LVD2SR | LVD2DET | _ | Voltage monitoring 2 voltage change detection flag |
| | LVD2MON | _ | Voltage monitoring 2 signal monitor flag |
| LVCMPCR | LVD1E | | Voltage detection 1 enable bit |
| | LVD2E | _ | Voltage detection 2 enable bit |
| LVDLVLR | LVD1LVL[3:0] | | Voltage detection 1 level select bits (reference voltage when voltage falls) |
| | LVD2LVL[3:0] | _ | Voltage detection 2 level select bits (reference voltage when voltage falls) |
| LVD1CR0 | LVD1RIE | | Voltage monitoring 1 interrupt/reset enable bit |
| | LVD1CMPE | _ | Voltage monitoring 1 circuit comparison result output enable bit |
| | LVD1RI | _ | Voltage monitoring 1 circuit mode select bit |
| | LVD1RN | _ | Voltage monitoring 1 reset negate select bit |
| LVD2CR0 | LVD2RIE | _ | Voltage monitoring 2 interrupt/reset enable bit |
| | LVD2CMPE | _ | Voltage monitoring 2 circuit comparison result output enable bit |
| | LVD2RI | _ | Voltage monitoring 2 circuit mode select bit |
| | LVD2RN | | Voltage monitoring 2 reset negate select bit |

Table 2.5 Comparative Listing of Voltage Detection Circuit Registers

2.4 Clock Generation Circuit

Table 2.6 shows a comparative listing of the clock generation circuit specifications and Table 2.7 shows a comparative listing of the clock generation circuit registers.

| ltem | RX62T | RX24T |
|--|---|--|
| Uses | Generates the system clock (ICLK) supplied to the CPU, DTC, MTU3, GPT, ROM, and RAM. Generates the peripheral module clocks (PCLK) supplied to the peripheral modules. IWDT-dedicated clock (IWDTCLK) supplied to the IWDT. | Generates the system clock (ICLK) supplied to the CPU, DTC, ROM, and RAM. Generates the peripheral module clocks (PCLKA, PCLKB, and PCLKD) supplied to the peripheral modules. IWDT-dedicated clock (IWDTCLK) supplied to the IWDT. Generates the FlashIF clock (FCLK) supplied to the FlashIF. Generates the CAC clock (CACCLK) supplied to the CAC |
| Operating frequencies | ICLK: 8 MHz to 100 MHz PCLK: 8 MHz to 50 MHz | supplied to the CAC. ICLK: 80 MHz (max.) PCLKA: 80 MHz (max.) PCLKB: 40 MHz (max.) PCLKD: 40 MHz (max.) FCLK: 1 MHz to 32 MHz (ROM) CACCLK: Same frequency as each oscillator |
| | IWDTCLK: 125 kHz | IWDTCLK: 15 kHz |
| Main clock oscillator | Resonator frequency: 8 MHz to 12.5 MHz External clock input frequency: 8 MHz to 12.5 MHz | Resonator frequency: 1 MHz to 20 MHz External clock input frequency: 20 MHz (max.) |
| | Connectable resonator or additional circuit: Ceramic resonator, crystal resonator Connection pins: EXTAL, XTAL Oscillation stop detection function: When main clock oscillation stop is detected, the system clock source is switched to an internally generated clock, and the MTU3 and GPT pins can be forcedly driven to high-impedance. | Connectable resonator or additional circuit: Ceramic resonator, crystal resonator Connection pins: EXTAL, XTAL Oscillation stop detection function: When main clock oscillation stop is detected, the system clock source is switched to LOCO, and MTU output can be forcedly driven to high-impedance. |
| | | Drive capacity switching function |
| PLL | Input clock source: Main clock Input frequency: 8 MHz to 12.5 MHz Frequency multiplication ratio: 8 | Input clock source: Main clock Input division ratio: Selectable among 1, 2, and 4 Input frequency: 4 MHz to 12.5 MHz Frequency multiplication ratio: Selectable from 4 to 15.5 (increments of 0.5) |
| | Oscillation frequency: 64 MHz to 100 MHz | 0.5) Oscillation frequency: 40 MHz to 80 MHz |
| Low-speed on- chip oscillator (LOCO) | | Oscillation frequency: 4 MHz |

| Table 2.6 | Comparative List | ing of Clock Generation | Circuit Specifications |
|-----------|------------------|-------------------------|------------------------|
|-----------|------------------|-------------------------|------------------------|



| ltem | RX62T | RX24T |
|--|---|-------------------------------|
| IWDT-dedicated on-chip oscillator | Oscillation frequency: 125 kHz | Oscillation frequency: 15 kHz |
| Internal oscillator circuit used when main clock oscillator is stopped | Oscillation frequency of internal oscillator circuit when oscillation stop detected: 0.5 MHz to 7.0 MHz | |

| Table 2.7 | Comparative Listing of Clock Generation Circuit Registers |
|-----------|---|
|-----------|---|

| Register | Bit | RX62T | RX24T |
|----------|-------------|-------------------------------------|---|
| SCKCR | PCK[3:0] | Peripheral module clock select bits | |
| | PCKA[3:0] | _ | Peripheral module clock A (PCLKA) select bits |
| | PCKB[3:0] | _ | Peripheral module clock B (PCLKB) select bits |
| | PCKD[3:0] | — | Peripheral module clock D (PCLKD) select bits |
| | FCK[3:0] | | FlashIF clock (FCLK) select bits |
| SCKCR3 | CKSEL[2:0] | | Clock source select bits |
| PLLCR | PLIDIV[1:0] | _ | PLL input frequency division ratio select bits |
| | STC[5:0] | _ | Frequency multiplication factor select bits |
| PLLCR2 | PLLEN | | PLL stop control bit |
| MOSCCR | MOSTP | | Main clock oscillator stop bit |
| LOCOCR | LCSTP | | LOCO stop bit |
| ILOCOCR | ILCSTP | _ | IWDT-dedicated on-chip oscillator stop bit |
| OSCOVFSR | MOOVF | | Main clock oscillation stabilization flag |
| | PLOVF | | PLL clock oscillation stabilization flag |
| OSTDCR | OSTDIE | _ | Oscillation stop detection interrupt enable bit |
| | OSTDF | Oscillation stop detection flag | |
| | KEY[7:0] | OSTDCR key code | |
| OSTDSR | OSTDF | | Oscillation stop detection flag |
| MOSCWTCR | MSTS[4:0] | — | Main clock oscillator wait time setting bits |
| MOFCR | MODRV21 | _ | Main clock oscillator drive capability switch bit |
| | MOSEL | | Main clock oscillator switch bit |
| MEMWAIT | MEMWAIT | | Memory wait cycle setting bit |



2.5 Low Power Consumption Functions

Table 2.8 shows a comparative listing of the low power consumption functions and Table 2.9 shows a comparative listing of the low power consumption function registers.

| | DY20T | BY04T |
|---|--|---|
| Item Reduction of power consumption by clock switching | RX62T The frequency division ratio can be set independently for the system clock (ICLK) and peripheral module clock (PCLK). | RX24T The frequency division ratio can be set independently for the system clock (ICLK), high-speed peripheral module clock (PCLKA), peripheral module clock (PCLKB), S12AD clock (PCLKD), and FlashIF clock (FCLK). |
| Module stop function | Each peripheral module can be stopped independently. | Each peripheral module can be stopped independently. |
| Function for transition to low power consumption mode | It is possible to transition to a low power consumption mode in which the CPU, peripheral modules, or oscillators are stopped. | It is possible to transition to a low power consumption mode in which the CPU, peripheral modules, or oscillators are stopped. |
| Low power consumption modes | Sleep mode All-module clock stop mode Software standby mode Deep software standby mode | Sleep mode Software standby mode Deep sleep mode |
| Operating power reduction function | | Power consumption can be reduced in normal operation, sleep mode, and deep sleep mode by selecting an appropriate operating power control mode according to the operating frequency and operating voltage. Operating power control modes: 2 High-speed operating mode Low-speed operating mode |

Table 2.8 Comparative Listing of Low Power Consumption Functions



| Register | Bit | RX62T | RX24T |
|----------|------------|---|--|
| SBYCR | STS[4:0] | Standby timer select bits | |
| MSTPCRA | MSTPA2 | | 8-bit timer 7 and 6 (unit 3) module stop setting bit |
| | MSTPA3 | | 8-bit timer 5 and 4 (unit 2) module stop setting bit |
| | MSTPA4 | _ | 8-bit timer 3 and 2 (unit 1) module stop setting bit |
| | MSTPA5 | | 8-bit timer 1 and 0 (unit 0) module stop setting bit |
| | MSTPA7 | General PWM timer module stop setting bit | |
| | MSTPA16 | 12-bit A/D converter (unit 1) module stop setting bit | 12-bit A/D converter 1 module stop setting bit |
| | MSTPA17 | 12-bit A/D converter (unit 0) module stop setting bit | 12-bit A/D converter module stop setting bit |
| | MSTPA19 | _ | D/A converter (DA) for generating comparator C reference voltage module stop setting bit |
| | MSTPA23 | 10-bit A/D converter control section module stop setting bit | 12-bit A/D converter 2 module stop setting bit |
| | MSTPA24 | 12-bit A/D converter control section module stop setting bit | _ |
| | ACSE | All-module clock stop mode enable bit | _ |
| MSTPCRB | MSTPB0 | CAN module stop setting bit | |
| | MSTPB6 | | DOC module stop setting bit |
| | MSTPB7 | LIN module stop setting bit | |
| | MSTPB10 | _ | Comparator C module stop setting bit |
| | MSTPB17 | Serial peripheral interface module stop setting bit | Serial peripheral interface 0 module stop setting bit |
| | MSTPB21 | I ² C bus interface module stop setting bit | I ² C bus interface 0 module stop setting bit |
| | MSTPB25 | _ | Serial communication interface 6 module stop setting bit |
| | MSTPB26 | — | Serial communication interface 5 module stop setting bit |
| | MSTPB29 | Serial communication interface 2 module stop setting bit | — |
| | MSTPB31 | Serial communication interface 0 module stop setting bit | |
| MSTPCRC | MSTPC19 | _ | Clock frequency accuracy measurement circuit module stop setting bit |
| | DSLPE | | Deep sleep mode enable bit |
| DPSBYCR | IOKEEP | I/O port retention bit | |
| | DPSBY | Deep software standby bit | |
| DPSWCR | WTSTS[5:0] | Deep software standby waiting time setting bits | _ |

Table 2.9 Comparative Listing of Low Power Consumption Function Registers

| Register | Bit | RX62T | RX24T |
|----------|-----------|----------------------------------|------------------------------|
| DPSIER | DIRQ0E | IRQ0 pin enable bit | |
| | DIRQ1E | IRQ1 pin enable bit | |
| | DLVDE | LVD deep standby cancel signal | — |
| | | enable bit | |
| | DNMIE | NMI pin enable bit | |
| DPSIFR | DIRQ0F | IRQ0 deep standby cancel flag | |
| | DIRQ1F | IRQ1 deep standby cancel flag | — |
| | DLVDF | LVD deep standby cancel flag | |
| | DNMIF | NMI deep standby cancel flag | |
| DPSIEGR | DIRQ0EG | IRQ0 edge select bit | |
| | DIRQ1EG | IRQ1 edge select bit | — |
| | DNMIEG | NMI edge select bit | — |
| RSTSR | PORF | Power-on reset flag | — |
| | LVD1F | LVD1 detection flag | — |
| | LVD2F | LVD2 detection flag | — |
| | DPSRSTF | Deep software standby reset flag | — |
| DPSBKRy | | Deep software standby backup | — |
| | | register | |
| OPCCR | OPCM[2:0] | <u> </u> | Operating power control mode |
| | | | select bits |
| | OPCMTSF | | Operating power control mode |
| | | | transition status flag |



2.6 Interrupt Controller

Table 2.10 shows a comparative listing of the interrupt controller specifications and Table 2.11 shows a comparative listing of the interrupt controller registers.

| Table 2.10 | Comparative Listing of Interrupt Controller Specifications |
|------------|--|
|------------|--|

| Item | | RX62T (ICU) | RX24T (ICUb) |
|--------------------------------|---|--|---|
| Interrupt | Peripheral function interrupts | Interrupts from peripheral modules Sources: 101 Interrupt detection: Edge detection/level detection Edge detection or level detection is determined independently for each source of the connected peripheral modules. | Interrupts from peripheral modules Sources: 119 Interrupt detection: Edge detection/level detection Edge detection or level detection is determined independently for each source of the connected peripheral modules. |
| | External pin interrupts | Interrupts from pins IRQ0 to IRQ7 Sources: 8 Interrupt detection: One detection method among low level, falling edge, rising edge, and rising and falling edges can be set for each source. | Interrupts from pins IRQ0 to IRQ7 Sources: 8 Interrupt detection: One detection method among low level, falling edge, rising edge, and rising and falling edges can be set for each source. Digital filter function: Supported |
| | Software interrupt | Interrupt generated by writing to a register.Source: 1 | Interrupt generated by writing to a register. Source: 1 |
| | Interrupt priority level | Priority is specified by register settings. | Priority is specified by register settings. |
| | Fast interrupt function | Faster interrupt processing by the CPU can be specified only for a single interrupt source. | Faster interrupt processing by the CPU can be specified only for a single interrupt source. |
| | DTC control | DTC activation sources: 87 (78 peripheral function interrupts + 8 external pin interrupts + 1 software interrupt) | DTC activation sources: 85 (76 peripheral function interrupts + 8 external pin interrupts + 1 software interrupt) |
| Non- maskable interrupts | NMI pin interrupt | Interrupt from the NMI pin Interrupt detection: Falling edge/rising edge | Interrupt from the NMI pin Interrupt detection: Falling edge/rising edge Digital filter function: Supported |
| | Oscillation stop detection interrupt | Interrupt at oscillation stop detection | Interrupt at oscillation stop detection |
| | IWDT underflow/refresh error | | Interrupt at an underflow of the down counter or at the occurrence of a refresh error |
| | Voltage monitoring 1 interrupt | | Voltage monitoring interrupt of voltage monitoring circuit 1 (LVD1) |
| | Voltage monitoring 2 interrupt | | Voltage monitoring interrupt of voltage monitoring circuit 2 (LVD2) |
| | Voltage monitoring interrupt | Interrupt during power voltage fall detection | |



| Item | RX62T (ICU) | RX24T (ICUb) |
|---|--|---|
| Return from low power consumption modes | Sleep mode: Return is initiated by a non-maskable interrupt or any other interrupt source. | Sleep mode: Return is initiated by a deep sleep mode, non- maskable interrupt, or any other interrupt source. |
| | All-module clock stop mode: Return is initiated by a non- maskable interrupts, interrupt IRQ0 to IRQ7, or WDT interrupt. | |
| | Software standby mode: Return is initiated by a non-maskable interrupt or interrupt IRQ0 to IRQ7. | Software standby mode: Return is initiated by a non-maskable interrupt or interrupt IRQ0 to IRQ7. |



| Register | Bit | RX62T (ICU) | RX24T (ICUb) |
|----------|---------------|-------------------------------------|------------------------------------|
| IRQFLTE0 | FLTEN0 | | IRQ0 digital filter enable bit |
| | FLTEN1 | — | IRQ1 digital filter enable bit |
| | FLTEN2 | | IRQ2 digital filter enable bit |
| | FLTEN3 | | IRQ3 digital filter enable bit |
| | FLTEN4 | | IRQ4 digital filter enable bit |
| | FLTEN5 | _ | IRQ5 digital filter enable bit |
| | FLTEN6 | | IRQ6 digital filter enable bit |
| | FLTEN7 | | IRQ7 digital filter enable bit |
| IRQFLTC0 | FCLKSEL0[1:0] | | IRQ0 digital filter sampling clock |
| | | | setting bits |
| | FCLKSEL1[1:0] | | IRQ1 digital filter sampling clock |
| | | | setting bits |
| | FCLKSEL2[1:0] | _ | IRQ2 digital filter sampling clock |
| | | | setting bits |
| | FCLKSEL3[1:0] | | IRQ3 digital filter sampling clock |
| | | | setting bits |
| | FCLKSEL4[1:0] | | IRQ4 digital filter sampling clock |
| | | | setting bits |
| | FCLKSEL5[1:0] | — | IRQ5 digital filter sampling clock |
| | | | setting bits |
| | FCLKSEL6[1:0] | | IRQ6 digital filter sampling clock |
| | | | setting bits |
| | FCLKSEL7[1:0] | — | IRQ7 digital filter sampling clock |
| | | | setting bits |
| NMISR | IWDTST | — | IWDT underflow/refresh error |
| | | | status flag |
| | LVDST | Voltage monitoring interrupt status | |
| | | flag | |
| | LVD1ST | — | Voltage monitoring 1 interrupt |
| | | | status flag |
| | LVD2ST | — | Voltage monitoring 2 interrupt |
| | | | status flag |
| NMIER | IWDTEN | — | IWDT underflow/refresh error |
| | | | enable bit |
| | LVDEN | Voltage monitoring interrupt enable | |
| | | bit | |
| | LVD1EN | — | Voltage monitoring 1 interrupt |
| | | | enable bit |
| | LVD2EN | — | Voltage monitoring 2 interrupt |
| | | | enable bit |
| NMICLR | | — | IWDT clear bit |
| | LVD1CLR | — | LVD1 clear bit |
| | LVD2CLR | — | LVD2 clear bit |
| NMIFLTE | NFLTEN | | NMI digital filter enable bit |
| NMIFLTC | NFCLKSEL[1:0] | — | NMI digital filter sampling clock |
| | | | setting bits |

Table 2.11 Comparative Listing of Interrupt Controller Registers

2.7 Bus

Table 2.12 shows a comparative listing of the bus specifications and Table 2.13 shows a comparative listing of the bus registers.

| Item | | RX62T | RX24T |
|---------------------------------|---------------------------------|---|---|
| CPU bus | Instruction bus Operand bus | Connected to the CPU (for instructions). Connected to the on-chip memory (on-chip RAM and on-chip ROM). Operates in synchronization with the system clock (ICLK). Connected to the CPU (for operand). Connected to the on-chip memory (on-chip RAM and on-chip ROM). Operates in synchronization with the system clock (ICLK). | Connected to the CPU (for instructions). Connected to the on-chip memory (on-chip RAM and on-chip ROM). Operates in synchronization with the system clock (ICLK). Connected to the CPU (for operand). Connected to the on-chip memory (on-chip RAM and on-chip ROM). Operates in synchronization with the system clock (ICLK). |
| Memory | Memory bus 1 | Connected to the RAM. | Connected to the RAM. |
| buses | Memory bus 2 | Connected to the ROM. | Connected to the ROM. |
| Internal main buses | Internal main bus 1 | Connected to the CPU. Operates in synchronization with the system clock (ICLK). | Connected to the CPU. Operates in synchronization with the system clock (ICLK). |
| | Internal main bus 2 | Connected to the DTC. Connected to the on-chip memory (on-chip RAM and on-chip ROM). Operates in synchronization with the system clock (ICLK). | Connected to the DTC. Connected to the on-chip memory (on-chip RAM and on-chip ROM). Operates in synchronization with the system clock (ICLK). |
| Internal peripheral buses | Internal peripheral bus 1 | Connected to peripheral modules (interrupt controller and bus error monitoring section). Operates in synchronization with the system clock (ICLK). | Connected to peripheral modules (DTC, interrupt controller, and bus error monitoring section). Operates in synchronization with the system clock (ICLK). |
| | Internal peripheral bus 2 | Connected to peripheral modules (WDT, CMT, CRC, SCI, etc.) Operates in synchronization with the peripheral module clock (PCLK). | Connected to peripheral modules (modules other than those connected to internal peripheral buses 1, 3, and 4). Operates in synchronization with the peripheral module clock (PCLKB). |
| | Internal peripheral bus 3 | | Connected to peripheral modules (CMPC). Operates in synchronization with the peripheral module clock (PCLKB). |
| | Internal peripheral bus 4 | Connected to peripheral modules (MTU3, GPT). Operates in synchronization with the system clock (ICLK). | Connected to peripheral modules (MTU3). Operates in synchronization with the peripheral module clock (PCLKA). |

| ltem | | R | Х62Т | R | X24T |
|---------------------------------|---------------------------------|---|--|---|--|
| Internal peripheral buses | Internal peripheral bus 6 | | Connected to the on-chip ROM (P/E) and data flash memory. Operates in synchronization with | • | Connected to the flash control module and E2 data flash. |
| | | | the peripheral module clock (PCLK). | • | Operates in synchronization with the FlashIF clock (FCLK). |

Table 2.13 Comparative Listing of Bus Registers

| Register | Bit | RX62T | RX24T |
|----------|-----------|-------|---|
| BEREN | TOEN | | Timeout detection enable bit |
| BERSR1 | ТО | | Timeout bit |
| BUSPRI | BPRA[1:0] | _ | Memory bus 1 (RAM) priority control bits |
| | BPRO[1:0] | _ | Memory bus 2 (ROM) priority control bits |
| | BPIB[1:0] | _ | Internal peripheral bus 1 priority control bits |
| | BPGB[1:0] | | Internal peripheral bus 2 and 3 priority control bits |
| | BPHB[1:0] | _ | Internal peripheral bus 4 priority control bits |
| | BPFB[1:0] | | Internal peripheral bus 6 priority control bits |

2.8 Memory Protection Unit

Table 2.14 shows a comparative listing of the memory protection unit registers.

Table 2.14 Comparative Listing of Memory Protection Unit Registers

| Register | Bit | RX62T | RX24T |
|----------|-------|--|---|
| MPESTS | IA | Instruction memory protection error generated bit | _ |
| | IMPER | | Instruction memory protection error generated bit |
| | DA | Data memory protection error generated bit | _ |
| | DMPER | | Data memory protection error generated bit |



2.9 Data Transfer Controller

Table 2.15 shows a comparative overview of the data transfer controller and Table 2.16 shows a comparative listing of the data transfer controller registers.

| ltem | RX62T (DTC) | RX24T (DTCa) |
|------------------------|--|--|
| Transfer modes | Normal transfer mode A single activation leads to a single data transfer. | Normal transfer mode A single activation leads to a single data transfer. |
| | Repeat transfer mode A single activation leads to a single data transfer. | Repeat transfer mode A single activation leads to a single data transfer. |
| | The transfer address is returned to the transfer start address after a number of data transfers corresponding to the repeat size. | The transfer address is returned to the transfer start address after a number of data transfers corresponding to the repeat size. |
| | The maximum repeat size is 256 data units. | The maximum repeat size is 256 data units. |
| | Block transfer mode A single activation leads to the transfer of a single block. | Block transfer mode A single activation leads to the transfer of a single block. |
| | The maximum block size is 255 data units. | The maximum block size is 256 data units. |
| Transfer channels | Channel transfer corresponding to the interrupt source is possible (transferred by DTC activation request from the ICU). | • Channel transfer corresponding to the interrupt source is possible (transferred by DTC activation request from the ICU). |
| | Data of multiple channels can be transferred on a single activation source (chain transfer). | Data of multiple channels can be transferred on a single activation source (chain transfer). |
| | • Either "executed when the counter is 0" or "always executed" can be selected for chain transfer. | • Either "executed when the counter is 0" or "always executed" can be selected for chain transfer. |
| Transfer space | 16 MB in short-address mode (areas from 0000 0000h to 007F FFFFh and FF80 0000h to FFFF FFFFh, excepting reserved areas) | 16 MB in short-address mode (areas from 0000 0000h to 007F FFFFh and FF80 0000h to FFFF FFFFh, excepting reserved areas) |
| | • 4 GB in full-address mode (area from 0000 0000h to FFFF FFFFh, excepting reserved areas) | • 4 GB in full-address mode (area from 0000 0000h to FFFF FFFFh, excepting reserved areas) |
| Data transfer units | 1 data unit: 1 byte (8 bits), 1 word (16 bits), or 1 longword (32 bits) | 1 data unit: 1 byte (8 bits), 1 word (16 bits), or 1 longword (32 bits) |
| | Number of data units per block: 1 to 255 | Number of data units per block: 1 to 256 |
| CPU interrupt requests | An interrupt request can be generated to the CPU on a DTC activation interrupt. | An interrupt request can be generated to the CPU on a DTC activation interrupt. |
| | • An interrupt request can be generated to the CPU after a single data transfer. | An interrupt request can be generated to the CPU after a single data transfer. |
| | An interrupt request can be generated to the CPU after data transfer of a specified number of data units. | An interrupt request can be generated to the CPU after data transfer of a specified number of data units. |
| Read skip | Transfer data read skip can be enabled. | Transfer data read skip can be enabled. |

Table 2.15 Comparative Overview of Data Transfer Controller



| ltem | RX62T (DTC) | RX24T (DTCa) |
|--------------------------------------|---|---|
| Write-back skip | When "fixed" is selected as the transfer source address or transfer destination address, write-back skip execution is supported. | When "fixed" is selected as the transfer source address or transfer destination address, write-back skip execution is supported. |
| Low power consumption function | It is possible to specify the module stop state. | It is possible to specify the module stop state. |

Table 2.16 Comparative Listing of Data Transfer Controller Registers

| Register | Bit | RX62T (DTC) | RX24T (DTCa) | |
|----------|-----|--|--|--|
| DTCVBR | — | DTC vector base address (lower 12 bits) | DTC vector base address (lower 10 bits) | |
| | | DTC vector base address (upper 20 bits) | DTC vector base address (lower 22 bits) | |



2.10 I/O Ports

Table 2.17 shows a comparative listing of the I/O port registers.

Table 2.17 Comparative Listing of I/O Port Registers

| Register | Bit | RX62T | RX24T |
|----------|----------------|--|---|
| PDR | B0 to B7 | | Pm0 to Pm7 direction control bits |
| | | | Note: $m = 0$ to 9, A, B, D, E |
| PODR | B0 to B7 | | Pm0 to Pm7 output data storage bits |
| | | | Note: $m = 0$ to 9, A, B, D, E |
| PIDR | B0 to B7 | | Pm0 to Pm7 bits |
| | | | Note: $m = 0$ to 9, A, B, D, E |
| PMR | B0 to B7 | | Pm0 to Pm7 pin mode control bits |
| | | | Note: m = 0 to 3, 7 to 9, A, B, D, E |
| ODR0 | B0, B2, B4, B6 | — | Pm0 to Pm3 output type select bits |
| | | | Note: m = 0 to 3, 7 to 9, A, B, D, E |
| ODR1 | B0, B2, B4, B6 | | Pm4 to Pm7 output type select bits |
| | | | Note: m = 2, 7, 9, A, B, D, E |
| PCR | B0 to B7 | | Pm0 to Pm7 input pull-up resistor |
| | | | control bits |
| | | | Note: m = 0 to 9, A, B, D, E |
| DSCR | B0 to B7 | | Pm0 to Pm7 drive capacity control |
| | | | bits Note: $m = 0$ to 2, 7 to 0, A, B, D, E |
| DDR | B0 to B7 | Pn0 to Pn7 I/O select bits | Note: m = 0 to 3, 7 to 9, A, B, D, E |
| DDK | | Note: $n = 1$ to 3, 7 to 9, A, B, D, E | |
| DR | B0 to B7 | Pn0 to Pn7 output data storage bits | |
| DIX | | Note: $n = 1$ to 3, 7 to 9, A, B, D, E | |
| PORT | B0 to B7 | Pn0 bit | |
| I OINI | | Note: $n = 1$ to 9, A, B, D, E | |
| ICR | B0 to B7 | Pn0 input buffer control bits | |
| | | Note: n = 1 to 9, A, B, D, E | |
| PF8IRQ | ITS0[1:0] | IRQ0 pin select bits | |
| | ITS1[1:0] | IRQ1 pin select bits | |
| PFAADC | ADTRG0S | ADTRG0# input select bit | |
| | ADTRG1S | ADTRG1# input select bit | |
| PFCMTU | MTUS0 | MTU3 pin select 0 bit | |
| | MTUS1 | MTU3 pin select 1 bit | |
| | TCLKS[1:0] | MTCLK pin select bits | |
| PFDGPT | GPTS | GPT pin select bit | |
| PFFSCI | SCI2S | SCI2 input select bit | |
| PFGSPI | RSPCKE | RSPCK output enable bit | |
| | MOSIE | MOSI output enable bit | |
| | MISOE | MISO output enable bit | |
| | SSL0E | SSL0 output enable bit | |
| | SSL1E | SSL1 output enable bit | |
| | SSL2E | SSL2 output enable bit | |
| | SSL3E | SSL3 output enable bit | |
| PFHSPI | RSPIS[1:0] | RSPI pin select bits | |
| PFJCAN | CANE | CAN pin enable bit | |
| | CANS[1:0] | CAN pin select bits | |
| PFKLIN | LINE | LIN pin enable bit | |



RX24T Group, RX62T Group

| Register | Bit | RX62T | RX24T | |
|----------|--------|-------------------------|-------|--|
| PFMPOE | POE0E | POE0# input enable bit | | |
| | POE4E | POE4# input enable bit | | |
| | POE8E | POE8# input enable bit | | |
| | POE10E | POE10# input enable bit | — | |
| | POE11E | POE11# input enable bit | | |
| PFNPOE | POE10S | POE10# input select bit | | |
| | | | | |

2.11 Multi-Function Timer Pulse Unit 3

Table 2.18 shows a comparative overview of multi-function timer pulse unit 3 and Table 2.19 shows a comparative listing of the multi-function timer pulse unit 3 registers.

| ltem | RX62T (MTU3) | RX24T (MTU3d) |
|--------------|--|--|
| Pulse | Maximum 24 | Maximum 28 |
| input/output | | |
| Pulse input | 3 | 3 |
| Count clocks | 6 to 8 clocks for each channel | 11 clocks for each channel |
| | (4 clocks for channel 5) | (14 clocks for MTU0 and MTU9, 12 clocks for |
| | | MTU2, 10 clocks for MTU5, and 4 clocks for MTU1 and MTU2 (LWA = 1)) |
| Operating | 8 to 100 MHz | Up to 80 MHz |
| frequency | | |
| Available | [MTU0 to MTU4, MTU6, and MTU7] | [MTU0 to MTU4, MTU6, MTU7, and MTU9] |
| operations | Waveform output on compare match | Waveform output on compare match |
| | Input capture function | Input capture function (noise filter setting available) |
| | Counter-clearing operation | Counter-clearing operation |
| | Simultaneous writing to multiple timer counters (TCNT) | Simultaneous writing to multiple timer counters (TCNT) |
| | Simultaneous clearing on compare match | Simultaneous clearing on compare match |
| | or input capture | or input capture |
| | Simultaneous input and output to | Simultaneous input and output to |
| | registers in synchronization with counter operations | registers in synchronization with counter operations |
| | Up to 12-phase PWM output in | Up to 14-phase PWM output in |
| | combination with synchronous operation | combination with synchronous operation |
| | [MTU0, MTU3, MTU4, MTU6, and MTU7] | [MTU0, MTU3, MTU4, MTU6, MTU7, and MTU9] |
| | Buffer operation specifiable | Buffer operation specifiable |
| | [MTU1 and MTU2] | [MTU1 and MTU2] |
| | Phase counting mode can be specified independently. | Phase counting mode can be specified independently. |
| | Cascade connection operation available | Cascade connection operation available |
| | | • MTU1 and MTU2 interlocked operation in |
| | | 32-bit phase counting mode is available |
| | | (TMDR3.LWA = 1). |

Table 2.18 Comparative Overview of Multi-Function Timer Pulse Unit 3



| ltem | RX62T (MTU3) | RX24T (MTU3d) |
|--------------------------------------|--|--|
| Available operations | [MTU3, MTU4, MTU6, and MTU7] Through interlocked operation of MTU3/MTU4 and MTU6/MTU7, the positive and negative signals in six phases, for a total of 12 phases, can be output in complementary PWM and reset PWM operation. In complementary PWM mode, transfer of values from buffer registers to temporary registers is supported at peaks and troughs of the timer-counter values or when writing to the buffer registers (MTU4.TGRD and MTU7.TGRD). Double-buffering is selectable in complementary PWM mode. [MTU3 and MTU4] Through interlocking with MTU0, a mode for driving AC synchronous motors (brushless DC motors) by using complementary PWM output and reset PWM output can be enabled, allowing the selection between two types of waveform output (chopping or level). [MTU5] Support for operation as a dead-time compensation counter | IMTU3, MTU4, MTU6, and MTU7] Through interlocked operation of MTU3/MTU4 and MTU6/MTU7 the positive and negative signals in six phases, for a total of 12 phases, can be output in complementary PWM or reset PWM operation. In complementary PWM mode, transfer of values from buffer registers to temporary registers is supported at peaks and troughs of the timer-counter values or when writing to the buffer registers (MTU4.TGRD and MTU7.TGRD). Double-buffering is selectable in complementary PWM mode. [MTU3 and MTU4] Through interlocking with MTU0, a mode for driving AC synchronous motors (brushless DC motors) by using complementary PWM output and reset PWM output can be enabled, allowing the selection between two types of waveform output (chopping or level). [MTU5] Support for operation as a dead-time compensation counter [MTU6 and MTU7] An AC asynchronous motor (brushless DC motor) drive mode using interlocked operation with MTU9 in complementary PWM or reset PWM operation is available, selectable between two types of waveform output (chopping or level). |
| Interrupt skipping function | In complementary PWM mode, interrupts at counter peaks and troughs and triggers to start conversion by the A/D converter can be skipped. | In complementary PWM mode, interrupts at counter peaks and troughs and triggers to start conversion by the A/D converter can be skipped. |
| Interrupt sources | 38 | 45 |
| Buffer operation | Automatic transfer of register data (transfer from the buffer register to the timer register) | Automatic transfer of register data (transfer from the buffer register to the timer register) |
| Trigger generation | A/D converter start triggers can be generated. An A/D converter start request delaying function enables the A/D converter to be started at user-defined timing and to be synchronized with PWM output. | A/D converter start triggers can be generated. An A/D converter start request delaying function enables the A/D converter to be started at user-defined timing and to be synchronized with PWM output. |
| Low power consumption function | It is possible to specify the module stop state. | It is possible to specify the module stop state. |



| Register | Bit | RX62T (MTU3) | RX24T (MTU3d) |
|-----------------|-------------------|--|---|
| TCR2 | TPSC2[2:0] | | Timer prescaler select bits |
| | PCB[1:0] | | Phase counting mode function |
| | | | expansion control bits |
| TMDR3 | LWA | | Longword access control bit |
| | PHCKSEL | | External input phase clock select bit |
| TSR | TGFA | Input capture/output compare flag A | |
| | TGFB | Input capture/output compare flag B | — |
| | TGFC | Input capture/output compare flag C | |
| | TGFD | Input capture/output compare flag D | _ |
| | TCFV | Overflow flag | |
| | TCFU | Underflow flag | |
| TCNTLW | | | Timer longword counter |
| TGRnLW | | | Timer longword general register |
| (n = A or B) | | | |
| TSTR | CST9 | | Counter start 9 bit |
| TSYR | SYNC9 | | Timer sync 9 bit |
| TCSYSTR | SCH9 | | Synchronous start 9 bit |
| TGCRB | UF | | Output phase switch bit |
| | VF | | - |
| | WF | | - |
| | FB | | External feedback signal enable bit |
| | Р | | Positive phase (P) control bit |
| | N | | Negative phase (N) control bit |
| | BDC | | Brushless DC motor bit |
| NFCRn | NFAEN | | Noise filter A enable bit |
| (n = 0 to 4, 6, | NFBEN | | Noise filter B enable bit |
| 7, 9, C) | NFCEN | | Noise filter C enable bit |
| | NFDEN | | Noise filter D enable bit |
| | NFCS[1:0] | | Noise filter clock select bits |
| NFCR5 | NFUEN | | Noise filter U enable bit |
| | NFVEN | | Noise filter V enable bit |
| | NFWEN | | Noise filter W enable bit |
| | NFCS[1:0] | | Noise filter clock select bits |
| TADSTRGR0 | TADSTRS0 [4:0] | | A/D conversion start request select for ADSM0 pin output frame synchronization signal generation select bits |
| TADSTRGR1 | TADSTRS1 [4:0] | | A/D conversion start request select for ADSM1 pin output frame synchronization signal generation select bits |

Table 2.19 Comparative Listing of Multi-Function Timer Pulse Unit Registers

2.12 Port Output Enable 3

Table 2.20 shows a comparative overview of port output enable 3 and Table 2.21 shows a comparative listing of the port output enable 3 registers.

Table 2.20 Comparative Overview of Port Output Enable 3

| Item | RX62T (POE3) | RX24T (POE3b) |
|---|--|---|
| Target pins to be placed in high-impedance state | MTU output pins MTU0 pins (MTIOC0A-A, MTIOC0A-B, MTIOC0B-A, MTIOC0B-B, MTIOC0C, MTIOC0D) MTU3 pins (MTIOC3B, MTIOC3D) MTU4 pins (MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D) MTU6 pins (MTIOC6B, MTIOC6D) MTU7 pins (MTIOC7A, MTIOC7B, MTIOC7C, MTIOC7D) | MTU output pins MTU0 pins (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D) MTU3 pins (MTIOC3B, MTIOC3D) MTU4 pins (MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D) MTU6 pins (MTIOC6B, MTIOC6D) MTU7 pins (MTIOC7A, MTIOC7B, MTIOC7C, MTIOC7D) MTU9 pins (MTIOC9A, MTIOC9B, MTIOC9C, MTIOC9D) |
| | GPT output pins GPT0 pins (GTIOC0A-A, GTIOC0B- A, GTIOC0A-B, GTIOC0B-B) GPT1 pins (GTIOC1A-A, GTIOC1B- A, GTIOC1A-B, GTIOC1B-B) GPT2 pins (GTIOC2A-A, GTIOC2B- A, GTIOC2A-B, GTIOC2B-B) GPT3 pins (GTIOC3A, GTIOC3B) | , |
| Conditions for high- impedance state | Change to input pin When input is received on POE0#, POE4#, POE8#, POE10#, or POE11# | Change to input pin When input is received on POE0#, POE4#, POE8#, POE10#, POE11#, or POE12# |
| | Shorting of output pins When a match (short circuit) occurs between the output signal levels (active level) over one or more cycles on the following combination of pins: MTIOC3B and MTIOC3D MTIOC4A and MTIOC4C MTIOC4B and MTIOC4D MTIOC6B and MTIOC6D MTIOC7A and MTIOC7C MTIOC7B and MTIOC7D GTIOC0A-A and GTIOC0B-A GTIOC1A-A and GTIOC1B-A GTIOC2A-A and GTIOC2B-A | Shorting of output pins When a match (short circuit) occurs between the output signal levels (active level) over one or more cycles on the following combination of pins: MTIOC3B and MTIOC3D MTIOC4A and MTIOC4C MTIOC4B and MTIOC4D MTIOC6B and MTIOC6D MTIOC7A and MTIOC7C MTIOC7B and MTIOC7D |
| | When a register setting is made When clock generation circuit oscillation stop is detected When comparator detection occurs in the comparator (S12ADA) | When a register setting is made When clock generation circuit oscillation stop is detected When comparator detection occurs in the comparator (CMPC) |



| ltem | RX62T (POE3) | RX24T (POE3b) |
|-----------|--|--|
| Functions | Each of the POE0#, POE4#, POE8#, POE10#, and POE11# input pins can be set for falling edge, PCLK/8 × 16, PCLK/16 × 16, or PCLK/128 × 16 low-level sampling. | Each of the POE0#, POE4# POE8#, POE10#, POE11#, or POE12# input pins can be set for falling edge, PCLK/8 × 16, PCLK/16 × 16, or PCLK/128 × 16 low-level sampling. |
| | • Pins for the MTU complementary PWM output, MTU0, and GPT pins can be placed in the high- impedance state by the POE0#, POE4#, POE8#, POE10#, or POE11# pin falling-edge or low- level sampling. | Pins for the MTU complementary PWM output, MTU0 and MTU9 pins can be placed in the high- impedance state by the POE0#, POE8#, POE10#, POE11#, or POE12# pin falling-edge or low- level sampling. |
| | • Pins for the MTU complementary PWM output, MTU0, and GPT pins can be placed in the high- impedance state when the oscillation-stop detection circuit in the clock pulse generator detects stopped oscillation. | • Pins for the MTU complementary PWM output, MTU0 and MTU9 pin- can be placed in the high- impedance state when oscillation stop is detected by the oscillation stop detection function of the clock generator. |
| | Pins for the MTU complementary PWM output or the GPT large- current output pins can be placed in the high-impedance state when output levels of the MTU complementary PWM output pins or the GPT large-current output pins are compared and simultaneous active-level output continues for one evelo or mare | • Pins for the MTU complementary PWM output can be placed in the high-impedance state when output levels of the MTU complementary PWM output pins are compared an simultaneous active-level output continues for one cycle or more. |
| | cycle or more. Pins for the MTU complementary PWM output, MTU0, and GPT pins can be placed in the high- impedance state in response to comparator detection by the 12-bit A/D converter (S12ADA). | • Pins for the MTU complementary PWM output, MTU0 and MTU9 pin can be placed in the high- impedance state in response to comparator detection by the comparator (CMPC). |
| | Pins for the MTU complementary PWM output, MTU0, and GPT pins can be placed in the high- impedance state by modifying settings in the POE3 registers. Interrupts can be generated by input-level sampling or output-level comparison results. | Pins for the MTU complementary PWM output, MTU0 and MTU9 pin can be placed in the high- impedance state by modifying the settings in the POE3 registers. Interrupts can be generated by input-level sampling or output-leve comparison results. |



Table 2.21 Comparative Listing of Port Output Enable 3 Registers

| Register | Bit | RX62T (POE3) | RX24T (POE3b) |
|----------|-------------|--|---|
| ICSR6 | OSTSTE | _ | OSTST high-impedance enable bit |
| | OSTSTF | | OSTST high-impedance flag |
| ICSR7 | POE12M[1:0] | | POE12 mode select bits |
| | PIE7 | | Port interrupt enable 7 bit |
| | POE12E | | POE12 high-impedance enable bi |
| | POE12F | | POE12 flag |
| ALR1 | OLSG0A | MTIOC3B/GTIOC0A-A active level setting bit | MTIOC3B active level setting bit |
| | OLSG0B | MTIOC3D/GTIOC0B-A active level setting bit | MTIOC3D active level setting bit |
| | OLSG1A | MTIOC4A/GTIOC1A-A active level setting bit | MTIOC4A active level setting bit |
| | OLSG1B | MTIOC4C/GTIOC1B-A active level setting bit | MTIOC4C active level setting bit |
| | OLSG2A | MTIOC4B/GTIOC2A-A active level setting bit | MTIOC4B active level setting bit |
| | OLSG2B | MTIOC4D/GTIOC2B-A active level setting bit | MTIOC4D active level setting bit |
| ALR2 | OLSG4A | | MTIOC6B active level setting bit |
| | OLSG4B | | MTIOC6D active level setting bit |
| | OLSG5A | | MTIOC7A active level setting bit |
| | OLSG5B | | MTIOC7C active level setting bit |
| | OLSG6A | | MTIOC7B active level setting bit |
| | OLSG6B | | MTIOC7D active level setting bit |
| | OLSEN | | Active level setting enable bit |
| SPOER | GPT01HIZ | GPT0 and GPT1 output high- impedance enable bit | |
| | GPT23HIZ | GPT2 and GPT3 output high- impedance enable bit | _ |
| | MTUCH9HIZ | _ | MTU9 output high-impedance enable bit |
| POECR1 | MTU0AZE | MTU CH0A high-impedance enable bit | MTIOC0A PB3 pin high- impedance enable bit |
| | MTU0BZE | MTU CH0B high-impedance enable bit | MTIOC0B PB2 pin high- impedance enable bit |
| | MTU0CZE | MTU CH0C high-impedance enable bit | MTIOC0C PB1 pin high- impedance enable bit |
| | MTU0DZE | MTU CH0D high-impedance enable bit | MTIOC0D PB0 pin high- impedance enable bit |
| | MTU0A1ZE | _ | MTIOC0A P31 pin high- impedance enable bit |
| | MTU0B1ZE | _ | MTIOC0B P30 pin high- impedance enable bit |

RX24T Group, RX62T Group

| Register | Bit | RX62T (POE3) | RX24T (POE3b) |
|----------|-----------------|---|--|
| POECR2 | MTU7BDZE | MTU CH7BD high-impedance enable bit | MTIOC7B/7D high-impedance enable bit |
| | MTU7ACZE | MTU CH7AC high-impedance enable bit | MTIOC7A/7C high-impedance enable bit |
| | MTU6BDZE | MTU CH6BD high-impedance enable bit | MTIOC6B/6D high-impedance enable bit |
| | MTU4BDZE | MTU CH4BD high-impedance enable bit | MTIOC4B/4D high-impedance enable bit |
| | MTU4ACZE | MTU CH4AC high-impedance enable bit | MTIOC4A/4C high-impedance enable bit |
| | MTU3BDZE | MTU CH3BD high-impedance enable bit | MTIOC3B/3D high-impedance enable bit |
| POECR3 | GPT0ABZE | GPT CH0AB high-impedance enable bit | — |
| | GPT1ABZE | GPT CH1AB high-impedance enable bit | |
| | GPT2ABZE | GPT CH2AB high-impedance enable bit | |
| | GPT3ABZE | GPT CH3AB high-impedance enable bit | _ |
| POECR4 | CMADDMT34ZE | MTU CH34 high-impedance CFLAG add bit | MTU3 and MTU4 high-impedance CFLAG add bit |
| | IC2ADDMT34ZE | MTU CH34 high-impedance POE4F add bit | MTU3 and MTU4 high-impedance POE4F add bit |
| | IC3ADDMT34ZE | MTU CH34 high-impedance POE8F add bit | MTU3 and MTU4 high-impedance POE8F add bit |
| | IC4ADDMT34ZE | MTU CH34 high-impedance POE10F add bit | MTU3 and MTU4 high-impedance POE10F add bit |
| | IC5ADDMT34ZE | MTU CH34 high-impedance POE11F add bit | MTU3 and MTU4 high-impedance POE11F add bit |
| | IC6ADDMT34ZE | _ | MTU3 and MTU4 high-impedance POE12F add bit |
| | CMADDMT67ZE | MTU CH67 high-impedance CFLAG add bit | MTU6 and MTU7 high-impedance CFLAG add bit |
| | IC1ADDMT67ZE | MTU CH67 high-impedance POE0F add bit | MTU6 and MTU7 high-impedance POE0F add bit |
| | IC3ADDMT67ZE | MTU CH67 high-impedance POE8F add bit | MTU6 and MTU7 high-impedance POE8F add bit |
| | IC4ADDMT67ZE | MTU CH67 high-impedance POE10F add bit | MTU6 and MTU7 high-impedance POE10F add bit |
| | IC5ADDMT67ZE | MTU CH67 high-impedance POE11F add bit | MTU6 and MTU7 high-impedance POE11F add bit |
| | IC6ADDMT67ZE | _ | MTU6 and MTU7 high-impedance POE12F add bit |



| Register | Bit | RX62T (POE3) | RX24T (POE3b) |
|----------|---------------|--|------------------------------------|
| POECR5 | CMADDMT0ZE | MTU CH0 high-impedance | MTU0 high-impedance CFLAG |
| | | CFLAG add bit | add bit |
| | IC1ADDMT0ZE | MTU CH0 high-impedance | MTU0 high-impedance POE0F |
| | | POE0F add bit | add bit |
| | IC2ADDMT0ZE | MTU CH0 high-impedance | MTU0 high-impedance POE4F |
| | | POE4F add bit | add bit |
| | IC4ADDMT0ZE | MTU CH0 high-impedance POE10F add bit | MTU0 high-impedance POE10F add bit |
| | IC5ADDMT0ZE | | |
| | ICOADDIVITUZE | MTU CH0 high-impedance POE11F add bit | MTU0 high-impedance POE11F add bit |
| | IC6ADDMT0ZE | | MTU0 high-impedance POE12F |
| | | | add bit |
| POECR6 | CMADDGPT01ZE | GPT CH01 high-impedance | |
| | | CFLAG add bit | |
| | IC1ADDGPT01ZE | GPT CH01 high-impedance | |
| | | POE0F add bit | |
| | IC2ADDGPT01ZE | GPT CH01 high-impedance | |
| | | POE4F add bit | |
| | IC3ADDGPT01ZE | GPT CH01 high-impedance | |
| | | POE8F add bit | |
| | IC5ADDGPT01ZE | GPT CH01 high-impedance | |
| | | POE11F add bit | |
| | CMADDGPT23ZE | GPT CH23 high-impedance | — |
| | | CFLAG add bit | |
| | IC1ADDGPT23ZE | GPT CH23 high-impedance | — |
| | | POE0F add bit | |
| | IC2ADDGPT23ZE | GPT CH23 high-impedance | — |
| | | POE4F add bit | |
| | IC3ADDGPT23ZE | GPT CH23 high-impedance POE8F add bit | — |
| | IC4ADDGPT23ZE | GPT CH23 high-impedance | |
| | IC4ADDGF1232E | POE10F add bit | |
| POECR7 | MTU9AZE | | MTIOC9A PD7 pin high- |
| | MIOSALL | | impedance enable bit |
| | MTU9BZE | | MTIOC9B PE0 pin high- |
| | MIT CODZE | | impedance enable bit |
| | MTU9CZE | | MTIOC9C PD6 pin high- |
| | | | impedance enable bit |
| | MTU9DZE | _ | MTIOC9D PE1 pin high- |
| | | | impedance enable bit |
| | MTU9A1ZE | | MTIOC9A P21 pin high- |
| | | | impedance enable bit |
| | MTU9B1ZE | | MTIOCBA P10 pin high- |
| | | | impedance enable bit |
| | MTU9C1ZE | | MTIOC9A P20 pin high- |
| | | | impedance enable bit |
| | MTU9D1ZE | | MTIOC9D PD7 pin high- |
| | | | impedance enable bit |



| Register | Bit | RX62T (POE3) | RX24T (POE3b) |
|-----------|-------------|--------------|---|
| POECR8 | CMADDMT9ZE | _ | MTU9 high-impedance CFLAG add bit |
| | IC1ADDMT9ZE | _ | MTU9 high-impedance POE0F add bit |
| | IC2ADDMT9ZE | _ | MTU9 high-impedance POE4F add bit |
| | IC3ADDMT9ZE | _ | MTU9 high-impedance POE8F add bit |
| | IC4ADDMT9ZE | _ | MTU9 high-impedance POE10F add bit |
| | IC5ADDMT9ZE | _ | MTU9 high-impedance POE11F add bit |
| POECMPFR | C0FLAG | _ | Comparator channel 0 detection flag |
| | C1FLAG | _ | Comparator channel 1 detection flag |
| | C2FLAG | _ | Comparator channel 2 detection flag |
| | C3FLAG | — | Comparator channel 3 detection flag |
| POECMPSEL | POEREQ0 | | Comparator channel 0 POE request enable bit |
| | POEREQ1 | <u> </u> | Comparator channel 1 POE request enable bit |
| | POEREQ2 | | Comparator channel 2 POE request enable bit |
| | POEREQ3 | | Comparator channel 3 POE request enable bit |



2.13 Independent Watchdog Timer

Table 2.22 shows a comparative overview of the independent watchdog timer and Table 2.23 shows a comparative listing of the independent watchdog timer registers.

| ltem | RX62T (IWDT) | RX24T (IWDTa) |
|--|--|--|
| Count source | IWDT-dedicated clock (IWDTCLK) | IWDT-dedicated clock (IWDTCLK) |
| Clock division ratio | Division by 1, 16, 32, 64, 128, or 256 | Division by 1, 16, 32, 64, 128, or 256 |
| Counter operation | Counting down using a 14-bit down- counter | Counting down using a 14-bit down- counter |
| Conditions for starting the counter | • Counting is started by refreshing the counter (writing 00h and then FFh to the IWDTRR register). | Counting starts automatically after a reset (auto-start mode). Counting is started (register start mode) by refreshing the counter (writing 00h and then FFh to the IWDTRR register). |
| Conditions for stopping the counter | Reset (The down-counter and other registers return to their initial values.) A counter underflows is generated. | Reset (The down-counter and other registers return to their initial values.) A counter underflows or a refresh error is generated. Counting restarts. (In auto-start mode, counting restarts automatically after a reset or after a non-maskable interrupt request is output. In register start mode, counting restarts after a refresh.) |
| Window function | | Window start and end positions can be specified (refresh-permitted and refresh-prohibited periods). |
| Reset output sources | Down-counter underflow | Down-counter underflow Refresh occurring outside the refresh-permitted period (refresh error) |
| Non-maskable interrupt sources | | Down-counter underflow Refresh occurring outside the refresh-permitted period (refresh error) |
| Reading the counter value | The down-counter value can be read by reading the IWDTSR register. | The down-counter value can be read by reading the IWDTSR register. |
| Output signals (internal signals) | Reset output | Reset output Interrupt request output Sleep mode count stop control output |

Table 2.22 Comparative Overview of Independent Watchdog Timer



| Item | RX62T (IWDT) | RX24T (IWDTa) |
|---|---|--|
| Auto-start mode (controlled by option function select register 0 (OFS0)) | | Selecting the clock frequency division ratio after a reset (OFS0.IWDTCKS[3:0] bits) Selecting the timeout period of the independent watchdog timer (OFS0.IWDTTOPS[1:0] bits) Selecting the window start position in the independent watchdog timer (OFS0.IWDTRPSS[1:0] bits) Selecting the window end position in the independent watchdog timer (OFS0.IWDTRPES[1:0] bits) Selecting reset output or interrupt request output (OFS0.IWDTRSTIRQS bit) Selecting the down-count stop function at transition to sleep mode, software standby mode, or deep sleep mode (OFS0.IWDTSLCSTP bit) |
| Register start mode (controlled by the IWDT registers) | Selecting the clock frequency division ratio after a refresh (IWDTCR.CKS[3:0] bits) Selecting the timeout period of the independent watchdog timer (IWDTCR.TOPS[1:0] bits) | Selecting the clock frequency division ratio after a refresh (IWDTCR.CKS[3:0] bits) Selecting the timeout period of the independent watchdog timer (IWDTCR.TOPS[1:0] bits) Selecting the window start position in the independent watchdog timer (IWDTCR.RPSS[1:0] bits) Selecting the window end position in the independent watchdog timer (IWDTCR.RPSS[1:0] bits) Selecting the window end position in the independent watchdog timer (IWDTCR.RPES[1:0] bits) Selecting reset output or interrupt request output (IWDTRCR.RSTIRQS bit) Selecting the down-count stop function at transition to sleep mode, software standby mode, or deep sleep mode (IWDTCSTPR.SLCSTP bit) |



| Register | Bit | RX62T (IWDT) | RX24T (IWDTa) |
|-----------|---------------|--------------|------------------------------------|
| IWDTCR | RPES[1:0] | _ | Window end position select bits |
| | RPSS[1:0] | | Window start position select bits |
| IWDTSR | REFEF | | Refresh error flag |
| IWDTRCR | RSTIRQS | | Reset interrupt request select bit |
| IWDTCSTPR | SLCSTP | | Sleep mode count stop control bit |
| OFS0 | IWDTSTRT | | IWDT start mode select bit |
| | IWDTTOPS[1:0] | | IWDT timeout period select bits |
| | IWDTCKS[3:0] | | IWDT clock frequency division |
| | | | ratio select bits |
| | IWDTRPES[1:0] | | IWDT window end position select |
| | | | bits |
| | IWDTRPSS[1:0] | | IWDT window start position select |
| | | | bits |
| | IWDTRSTIRQS | — | IWDT reset interrupt request |
| | | | select bit |
| | IWDTSLCSTP | | IWDT sleep mode count stop |
| | | | control bit |

Table 2.23 Comparative Listing of Independent Watchdog Timer Registers



2.14 Serial Communication Interface

Table 2.24 shows a comparative overview of the serial communication interface and Table 2.25 shows a comparative listing of the serial communication interface registers.

| Table 2.24 | Comparative Overview of Serial Communication Interface |
|------------|---|
|------------|---|

| Item | RX62T (SCIb) | RX24T (SCIg) |
|-----------------------------------|--|---|
| Serial communication modes | AsynchronousClock synchronousSmart card interface | Asynchronous Clock synchronous Smart card interface Simple I²C bus Simple SPI bus |
| Transfer speed | Bit rate specifiable by on-chip baud rate generator. | Bit rate specifiable by on-chip baud rate generator. |
| Full-duplex communication | Transmitter: Continuous transmission possible using double-buffer configuration. Receiver: Continuous reception possible using double-buffer configuration. | Transmitter: Continuous transmission possible using double-buffer configuration. Receiver: Continuous reception possible using double-buffer configuration. |
| I/O pins | SCI/SMCI I/O pins SCK0, RXD0, TKD0, SCK1, RXD1, TXD1, SCK2, RXD2, and TKD2 | SCI I/O pins (asynchronous mode and clock synchronous mode) SCK1, RXD1, TXD1, CTS1#/RTS1#, SCK5, RXD5, TXD5, CTS5#/RTS5#, SCK6, RXD6, TXD6, and CTS6#/RTS5# |
| | | SCI I/O pins (simple I2C mode) SSCL1, SSDA1, SSCL5, SSDA5, SSCL6, and SSDA6 |
| | | SCI I/O pins (simple SPI mode) SCK1, SMISO1, SMOSI1, SS1#, SCK5, SMISO5, SMOSI5, SS5#, SCK6, SMISO6, SMOSI6, and SS6# |
| Data transfer | Selectable between LSB-first or MSB-first transfer. | Selectable between LSB-first or MSB-first transfer. |
| Interrupt sources | Transmit end, transmit data empty, receive data full, or receive error | Transmit end, transmit data empty, receive data full, receive error Completion of generation of start condition, restart condition, or stop condition (simple I ² C mode) |
| Low power consumption function | The module stop state can be specified for each channel. | The module stop state can be specified for each channel. |



RX24T Group, RX62T Group

| ltem | | RX62T (SCIb) | RX24T (SCIg) |
|---------------------------------|--|--|--|
| Synchronous | Data length | 7 or 8 bits | 7, 8, or <mark>9</mark> bits |
| mode | Transmission stop bits | 1 or 2 bits | 1 or 2 bits |
| | Parity | Even parity, odd parity, or no parity | Even parity, odd parity, or no parity |
| | Receive error detection | Parity, overrun, and framing errors | Parity, overrun, and framing errors |
| | Hardware flow | | The CTSn# and RTSn# pins can |
| | control | | be used to control transmission and reception. |
| | Start bit detection | Selectable between low level and falling edge. | Selectable between low level and falling edge. |
| | Break detection | When a framing error occurs, a break can be detected by reading the RXDn pin level directly. | When a framing error occurs, a break can be detected by reading the RXDn pin level directly. |
| | Clock source | An internal or external clock can be selected. | An internal or external clock can be selected. |
| | | | Transfer rate clock input from the TMR can be used (SCI5 and SCI6). |
| | Double-speed mode | _ | Baud rate generator double-speed mode is selectable. |
| | Multi-processor communication function | Serial communication among multiple processors | Serial communication among multiple processors |
| | Noise cancellation | The signal paths from input on the RXDn pins incorporate on-chip digital noise filters. | The signal paths from input on the RXDn pins incorporate on-chip digital noise filters. |
| Clock | Data length | 8 bits | 8 bits |
| synchronous mode | Receive error detection | Overrun error | Overrun error |
| | Hardware flow control | | The CTSn# and RTSn# pins can be used to control transmission and reception. |
| Smart card interface mode | Error processing | An error signal can be transmitted automatically when a parity error is detected during reception. | An error signal can be transmitted automatically when a parity error is detected during reception. |
| | | Data can be retransmitted automatically when an error signal is received during transmission. | Data can be retransmitted automatically when an error signal is received during transmission. |
| | Data type | Both direct convention and inverse convention are supported. | Both direct convention and inverse convention are supported. |
| Simple I ² C mode | Communication format | _ | I ² C bus format |
| | Operating mode | _ | Master (single-master operation only) |
| | Transfer speed | | Fast mode is supported. |
| | Noise canceler | | The signal paths from input on the SSCLn and SSDAn pins |
| | | | incorporate on-chip digital noise filters, and the noise cancellation bandwidth is adjustable. |



| ltem | | RX62T (SCIb) | RX24T (SCIg) |
|------------------------------|-----------------------|--------------|--|
| Simple SPI | Data length | | 8 bits |
| mode | Error detection | | Overrun error |
| | SS input pin function | | Applying a high-level signal to the SSn# pin causes the output pins to enter the high-impedance state. |
| | Clock settings | _ | Selectable among four clock phase and clock polarity settings. |
| Bit rate modulation function | | | On-chip baud rate generator output correction can reduce errors. |

Table 2.25 Comparative Listing of Serial Communication Interface Registers

| Register | Bit | RX62T (SCIb) | RX24T (SCIg) |
|----------|--------------|--------------|--|
| RDRH | | | Receive data register H |
| RDRL | | | Receive data register L |
| RDRHL | | | Receive data register HL |
| TDRH | | | Transmit data register H |
| TDRL | | | Transmit data register L |
| TDRHL | | | Transmit data register HL |
| SCMR | CHR1 | | Character length 1 bit |
| MDDR | | | Modulation duty register |
| SEMR | ACS0 | | Asynchronous mode clock source |
| | | | select bit |
| | BRME | | Bit rate modulation enable bit |
| | BGDM | — | Baud rate generator double-speed |
| | | | mode select bit |
| SNFR | NFCS[2:0] | | Noise filter clock select bits |
| SIMR1 | IICM | | Simple I ² C mode select bit |
| | IICDL[4:0] | | SSDA output delay select bits |
| SIMR2 | IICINTM | <u> </u> | I ² C interrupt mode select bit |
| | IICCSC | <u> </u> | Clock synchronization bit |
| | IICACKT | <u> </u> | ACK transmission data bit |
| SIMR3 | IICSTAREQ | — | Start condition generation bit |
| | IICRSTAREQ | | Restart condition generation bit |
| | IICSTPREQ | | Stop condition generation bit |
| | IICSTIF | | Issuing of start, restart, or stop |
| | | | condition completed flag |
| | IICSDAS[1:0] | | SSDA output select bits |
| | IICSCLS[1:0] | <u> </u> | SSCL output select bits |
| SISR | IICACKR | | ACK reception data flag |
| SPMR | SSE | — | SSn# pin function enable bit |
| | CTSE | — | CTS enable bit |
| | MSS | | Master slave select bit |
| | MFF | | Mode fault flag |
| | CKPOL | | Clock polarity select bit |
| | CKPH | | Clock phase select bit |

2.15 I²C bus interface

Table 2.26 shows a comparative overview of the I^2C bus interface and Table 2.27 shows a comparative listing of the I^2C bus interface registers.



| Item | RX62T (RIIC) | RX24T (RIICa) |
|--|--|---|
| Communication format | I²C bus format or SMBus format Selectable between master mode or slave mode. Automatic securing of the various setup times, hold times, and bus-free times for the transfer rate | I²C bus format or SMBus format Selectable between master mode or slave mode. Automatic securing of the various setup times, hold times, and bus-free times for the transfer rate |
| Transfer speed | Fast mode is supported (up to 400 kbps). | Fast mode is supported (up to 400 kbps). |
| SCL clock | For master operation, the duty cycle of the SCL clock is selectable in the range from 4% to 96%. | For master operation, the duty cycle of the SCL clock is selectable in the range from 4% to 96%. |
| Issuing and detection conditions | Start, restart, and stop conditions are generated automatically. Start conditions (including restart conditions) and stop conditions are detectable. | Start, restart, and stop conditions are generated automatically. Start conditions (including restart conditions) and stop conditions are detectable. |
| Slave addresses | Up to three different slave addresses can be set. 7-bit and 10-bit address formats are supported (along with the use of both at once). General call addresses, device ID addresses, and SMBus host addresses are detectable. | Up to three different slave addresses can be set. 7-bit and 10-bit address formats are supported (along with the use of both at once). General call addresses, device ID addresses, and SMBus host addresses are detectable. |
| Acknowledgement | For transmission, the acknowledge bit is loaded automatically. Transfer of the next data for transmission can be suspended automatically on reception of a not-acknowledge bit. For reception, the acknowledge bit is transmitted automatically. If a wait between the eighth and ninth clock cycles has been selected, software control of the value in the acknowledge field in response to the received value is possible. | For transmission, the acknowledge bit is loaded automatically. Transfer of the next data for transmission can be suspended automatically on reception of a not- acknowledge bit. For reception, the acknowledge bit is transmitted automatically. If a wait between the eighth and ninth clock cycles has been selected, software control of the value in the acknowledge field in response to the received value is possible. |
| Wait function | For reception, the following wait periods can be obtained by holding the SCL clock at the low level: Wait between the eighth and ninth clock cycles Wait between the ninth and first clock cycles | For reception, the following wait periods can be obtained by holding the SCL clock at the low level: Wait between the eighth and ninth clock cycles Wait between the ninth and first clock cycles |
| SDA output delay function | Timing of the output of transmitted data, including the acknowledge bit, can be delayed. | Timing of the output of transmitted data, including the acknowledge bit, can be delayed. |

Table 2.26 Comparative Overview of I²C Bus Interface



| ltem | RX62T (RIIC) | RX24T (RIICa) |
|--------------------------------------|---|---|
| Arbitration | Multi-master support Operation to synchronize the SCL clock in cases of conflict with the SCL clock from another master is possible. When issuing a start condition, loss of arbitration is detected by testing for non-matching of the signals for the SDA line. In master operation, loss of arbitration is detected by testing for non-matching of transmit data. Loss of arbitration due to detection of a start condition while the bus is busy is detectable (to prevent the issuing of double start conditions). Loss of arbitration in transfer of a not-acknowledge bit due to the signals for the SDA line not matching is detectable. | Multi-master support Operation to synchronize the SCL clock in cases of conflict with the SCL clock from another master is possible. When issuing a start condition, loss of arbitration is detected by testing for non-matching of the signals for the SDA line. In master operation, loss of arbitration is detected by testing for non-matching of transmit data. Loss of arbitration due to detection of a start condition while the bus is busy is detectable (to prevent the issuing of double start conditions). Loss of arbitration in transfer of a not-acknowledge bit due to the signals for the SDA line not matching is detectable. |
| | Loss of arbitration due to non-matching of data is detectable in slave transmission. | Loss of arbitration due to non-matching of data is detectable in slave transmission. |
| Timeout detection function | The internal timeout function is capable of detecting long-interval stop of the SCL clock. | The internal timeout function is capable of detecting long-interval stop of the SCL clock. |
| Noise canceler | The interface incorporates digital noise filters for both the SCL and SDA inputs, and the bandwidth for noise cancellation by the filters is adjustable by software. | The interface incorporates digital noise filters for both the SCL and SDA inputs, and the bandwidth for noise cancellation by the filters is adjustable by software. |
| Interrupt sources | Four sources Communication error or event occurrence Arbitration detection, NACK detection, timeout detection, start condition detection (including restart condition), stop condition detection Receive data full (including matching with a slave address) Transmit data empty (including matching with a slave address) | Four sources Communication error or event occurrence Arbitration detection, NACK detection, timeout detection, start condition detection (including restart condition), stop condition detection Receive data full (including matching with a slave address) Transmit data empty (including matching with a slave address) Transmit end |
| Low power consumption function | Transmit end Transition to module stop state can be specified. | Transition to module stop state can be specified. |
| RIIC operating modes | Four Master transmit mode, master receive mode, slave transmit mode, and slave receive mode | Four Master transmit mode, master receive mode, slave transmit mode, and slave receive mode |

Table 2.27 Comparative Listing of I²C Bus Interface Registers

| Register | Bit | RX62T (RIIC) | RX24T (RIICa) |
|----------|------|---|---------------|
| ICMR2 | TMWE | Timeout internal counter write enable bit | _ |
| TMOCNT | | Timeout internal counter | — |



2.16 Serial Peripheral Interface

Table 2.28 shows a comparative overview of the serial peripheral interface and Table 2.29 shows a comparative listing of the serial peripheral interface registers.

| ltem | RX62T (RSPI) | RX24T (RSPIb) |
|----------------------------|--|--|
| Number of channels | 1 channel | 1 channel |
| RSPI transfer functions | Use of MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (RSPI clock) signals allows serial communication through SPI operation (4-wire method) or clock synchronous operation (3-wire method). Transmit-only operation is available. Serial communication is available in master and slave mode. Switching of the polarity of RSPCK is supported. Switching of the phase of RSPCK is supported. | Use of MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (RSPI clock) signals allows serial communication through SPI operation (4-wire method) or clock synchronous operation (3-wire method). Transmit-only operation is available. Communication mode: Full-duplex or transmit-only can be selected. Switching of the polarity of RSPCK is supported. Switching of the phase of RSPCK is supported. |
| Data format | Selectable between MSB-first and LSB-first. Transfer bit length is selectable among 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits. 128-bit transmit/receive buffers Up to four frames can be transferred in one round of transmission/reception (with each frame consisting of up to 32 bits). | Selectable between MSB-first and LSB-first. Transfer bit length is selectable among 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits. 128-bit transmit/receive buffers Up to four frames can be transferred in one round of transmission/reception (with each frame consisting of up to 32 bits). |
| Bit rate | In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLK (the division ratio ranges from 2 to 4096). In slave mode, the minimum PCLK clock divided by 8 can be input as RSPCK (the maximum frequency of RSPCK is PCLK divided by 8). Width at high level: 4 cycles of PCLK; width at low level: 4 cycles of PCLK | In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLK (the division ratio ranges from 2 to 4096). In slave mode, the minimum PCLK clock divided by 6 can be input as RSPCK (the maximum frequency of RSPCK is PCLK divided by 6). Width at high level: 3 cycles of PCLK; width at low level: 3 cycles of PCLK |
| Buffer configuration | The transmit and receive buffers have a double buffer configuration. The transmit and receive buffers are each 128 bits in size. | The transmit and receive buffers have a double buffer configuration. The transmit and receive buffers are each 128 bits in size. |
| Error detection | Mode fault error detection Overrun error detection Parity error detection | Mode fault error detection Overrun error detection Parity error detection Underrun error detection |

| Table 2.28 | Comparative Overview of Serial Peripheral Interface |
|------------|---|
|------------|---|

| ltem | RX62T (RSPI) | RX24T (RSPIb) |
|--------------------------------------|---|---|
| SSL control function | Four SSL pins (SSLA0 to SSLA3) for each channel | Four SSL pins (SSLA0 to SSLA3) for each channel |
| | In single-master mode, SSLA0 to SSLA3 pins are output. | In single-master mode, SSLA0 to SSLA3 pins are output. |
| | In multi-master mode: SSLA0 pin is input, and SSLA1 to SSLA3 pins are either output or unused. | In multi-master mode: SSLA0 pin is input, and SSLA1 to SSLA3 pins are either output or unused. |
| | In slave mode: SSLA0 pin is input, and SSLA1 to SSLA3 pins are unused. | In slave mode: SSLA0 pin is input, and SSLA1 to SSLA3 pins are unused. |
| | Controllable delay from SSL output assertion to RSPCK operation (RSPCK delay) Setting range: 1 to 8 RSPCK cycles (set | Controllable delay from SSL output assertion to RSPCK operation (RSPCK delay) Setting range: 1 to 8 RSPCK cycles (set |
| | in RSPCK-cycle units) | in RSPCK-cycle units) |
| | Controllable delay from RSPCK stop to SSL output negation (SSL negation delay) | Controllable delay from RSPCK stop to SSL output negation (SSL negation delay) |
| | Setting range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units) | Setting range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units) |
| | Controllable wait for next-access SSL output assertion (next-access delay) Setting range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units) | Controllable wait for next-access SSL output assertion (next-access delay) Setting range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units) |
| | SSL polarity-change function | SSL polarity-change function |
| Control in master transfer | • Transfers of up to eight commands can be performed sequentially in looped execution. | • Transfers of up to eight commands can be performed sequentially in looped execution. |
| | For each command, the following can be set: SSL signal value, bit rate, RSPCK polarity/phase, transfer data length, LSB/MSB-first, burst, RSPCK delay, SSL negation delay, and next- access delay | For each command, the following can be set: SSL signal value, bit rate, RSPCK polarity/phase, transfer data length, LSB/MSB-first, burst, RSPCK delay, SSL negation delay, and next- access delay |
| | A transfer can be initiated by writing to the transmit buffer. The MOSI signal value when SSL is negated can be specified. | A transfer can be initiated by writing to the transmit buffer. The MOSI signal value when SSL is negated can be specified. |
| Interrupt | Interrupt sources: | RSPCK auto-stop function |
| sources | Interrupt sources: Receive buffer full interrupt, transmit buffer empty interrupt, RSPI error interrupt (mode fault, overrun, parity error), RSPI idle interrupt (RSPI idle) | Interrupt sources: Receive buffer full interrupt, transmit buffer empty interrupt, RSPI error interrupt (mode fault, overrun, underrun, parity error), RSPI idle interrupt (RSPI idle) |
| Other functions | | Function for switching between CMOS output and open-drain output |
| | Function for initializing the RSPILoopback mode function | Function for initializing the RSPILoopback mode function |
| Low power consumption function | It is possible to specify the module stop state. | It is possible to specify the module stop state. |



| Bit | RX62T (RSPI) | RX24T (RSPIb) |
|------------|----------------------------|---|
| UDRF | | Underrun error flag |
| SLSEL[1:0] | SSL pin output select bits | _ |
| SCKASE | | RSPCK auto-stop function enable bit |
| | UDRF SLSEL[1:0] | UDRF — SLSEL[1:0] SSL pin output select bits |

Table 2.29 Comparative Listing of Serial Peripheral Interface Registers

2.17 12-Bit A/D Converter

Table 2.30 shows a comparative overview of the 12-bit A/D converter and Table 2.31 shows a comparative listing of the 12-bit A/D converter registers.

| Item | RX62T (S12ADA) | RX24T (S12ADF) |
|--------------------------------|--|--|
| Number of units | 2 units | 3 units |
| Input channels | 8 channels (4 channels \times 2 units) | 22 channels |
| Extended analog function | | Internal reference voltage |
| A/D conversion method | Successive approximation method | Successive approximation method |
| Resolution | 12 bits | 12 bits |
| Conversion time | 1.0 µs per channel (when operating with A/D conversion clock ADCLK = 50 MHz and AVCC0 = 4.0 V to 5.5 V) 2.0 µs per channel (when operating with A/D conversion clock ADCLK = 25 MHz and AVCC0 = 3.0 V to 3.6 V) | 1.0 µs per channel (when operating with A/D conversion clock ADCLK = 40 MHz) |
| A/D conversion clock | Settable to PCLK divided by 1, 2, 4, or 8 (ADCSR.CKS[1:0]). | Settable to ICLK divided by 1, 2, 4, 8, 16, 32, or 64 (SCKCR.PCKD[3:0]). Peripheral module clock PCLK and A/D conversion clock ADCLK can be set so that the frequency ratio is one of the following: PCLK:ADCLK frequency ratio = 1:1, 1:2, 2:1, 4:1, 8:1 |
| | | ADCLK is set using the clock generation circuit. |
| Data register | 10 registers for analog input 1 register per unit for self-diagnostics The results of A/D conversion are stored | 22 registers for analog input, 1 for A/D-converted data duplication in double trigger mode, and 2 for A/D-converted data duplication during extended operation in double trigger mode 1 register for internal reference voltage 1 register per unit for self-diagnostics The results of A/D conversion are stored |
| | in 12-bit A/D data registers. Output with 12-bit accuracy supported for A/D conversion results. | in 12-bit A/D data registers. Output with 12-bit accuracy supported for A/D conversion results. |

Table 2.30 Comparative Overview of 12-Bit A/D Converter

| ltem | RX62T (S12ADA) | RX24T (S12ADF) |
|-------------------|--|--|
| Data register | | The value obtained by adding up A/D-converted results is stored as a value (number of conversion accuracy bits + 2 bits/4 bits) in the A/D data registers in A/D-converted value addition mode. Double trigger mode (selectable in single scan and group scan modes): The first piece of A/D-converted analog-input data on one selected channel is stored in the data register for the channel, and the second piece is stored in the duplication register. Extended operation in double trigger mode (available for specific triggers): A/D-converted analog-input data on one selected channel is stored in the duplication register that is prepared for each type of trigger. |
| Operating mode | Single mode: Analog inputs of one channel are converted only once. Single-cycle scan mode: Analog inputs of up to four channels are converted only | Single scan mode: A/D conversion is performed only once on the analog inputs of user-selected channels. A/D conversion is performed only once on the internal reference voltage (S12AD2). |
| | Once. Continuous scan mode: A/D conversion is performed repeatedly on the analog inputs of up to 4 channels. 2-channel scan mode: Channels in each unit are divided into two groups and the conversion startup source can be selected separately for each group. | Continuous scan mode: A/D conversion is performed repeatedly on the analog inputs of user-selected channels. |
| | | Group scan mode: Either two (A and B) or three (A, B, and C) groups may be selected. (When the number of groups selected is two, only the combination of group A and group B is selectable.) The user-selected channels are divided among group A and group B or among group A, group B, and group C, and and A/D conversion of the analog inputs selected on a group basis is performed only once. The scanning start conditions (synchronous triggers) can be selected independently for group A, group B, and group C, allowing conversion to start at a different time for each group. |



| Item | RX62T (S12ADA) | RX24T (S12ADF) |
|-----------------------------------|--|--|
| Operating mode | | Group scan mode (with group priority control selected): If a trigger for a higher- priority group occurs when A/D conversion on a lower-priority group is in progress, scanning of the lower-priority group is stopped and scanning of the higher-priority group starts. Regarding the priority sequence, a setting is available to specify whether or not scanning of the lower-priority group restarts (rescan) after scanning finishes of group A (high priority), group B (middle priority), and group C (low priority). For rescanning, a setting is available to specify whether to start from the first of the selected channels or from the next unscanned channel after the last channel on which A/D conversion completed. |
| A/D | Software trigger | Software trigger |
| conversion start conditions | Synchronous trigger Conversion start is triggered by the multi- function timer pulse unit 3 (MTU3) or the general PWM timer (GPT). Asynchronous trigger A/D conversion can be externally triggered from the ADTRG0# pin for S12AD0 and from the ADTRG1# pin for | Synchronous trigger Conversion start is triggered by the multi- function timer pulse unit 3 (MTU3d) or the 8-bit timer (TMR). Asynchronous trigger A/D conversion can be triggered by the ADTRG0#, ADTRG1#, or ADTRG2# pin (separately for each of three units). |
| Functions | S12AD1. Channel-dedicated sample-and-hold | Channel-dedicated sample-and-hold |
| | Self-diagnostic function for 12-bit A/D converter Input signal amplification function using programmable gain amplifier (3 channels per unit) Window comparator function (3 channels per unit) | function (3 channels) Variable sampling state count Self-diagnostic function for 12-bit A/D converter Input signal amplification function using programmable gain amplifier (1 channel/S12AD, 3 channels/S12AD1) Selectable A/D-converted value adding mode or averaging mode Analog input disconnection assist detection function (discharge function/precharge function) Double trigger mode (duplication of A/D conversion data) Automatic clear function for A/D data registers |



| ltem | RX62T (S12ADA) | RX24T (S12ADF) |
|--------------------------------------|--|---|
| Item Interrupt source | RX62T (S12ADA) • An interrupt request (S12ADI) can be generated on completion of A/D conversion in each unit. | RX24T (S12ADF) In modes other than double trigger mode and group scan mode, an A/D scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of a single scan (separately for each of three units). In double trigger mode, an A/D scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of a double scan (separately for each of three units). In group scan mode, a scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of a group A scan. On completion of a group A scan. On completion of a group A scan. On completion of a group B scan a dedicated group B scan end interrupt request (GBADI, GBADI1, or GBADI2) can be generated, and on completion of a group C scan a dedicated group C scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated. When double trigger mode is selected in group scan mode, a scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of two scans of group A. On completion of two scans of group B or C a dedicated group B or group C scan end interrupt request (GBADI, GBADI1, GBADI2, GCADI, GCADI1, or GCADI2) can be generated. |
| | A S12ADI interrupt can activate the data transfer controller (DTC). | • The S12ADI/ S12ADI1/S12ADI2, GBADI GBADI/GBADI1/GBADI2, and GCADI/GCADI1/GCADI2 interrupts can activate the data transfer controller |
| | An interrupt request (CMPI) can be generated when comparator detection occurs (can also be used for a POE source). | (DTC). |
| Low power consumption function | It is possible to specify the module stop state. | It is possible to specify the module stop state. |



Table 2.31 Comparative Listing of 12-Bit A/D Converter Registers

| Register | Bit | RX62T (S12ADA) | RX24T(S12ADF) |
|----------|-------------|---|---|
| ADDBLDR | | | A/D data duplication register |
| ADDBLDRA | | | A/D data duplication register A |
| ADDBLDRB | | | A/D data duplication register B |
| ADOCDR | | _ | A/D internal reference voltage data register |
| ADCSR | CKS[1:0] | Clock select bits | |
| | DBLANS[4:0] | | Double trigger channel select bits |
| | GBADIE | _ | Group B scan end interrupt enable bit |
| | DBLE | | Double trigger mode select bit |
| ADANS | PG000EN | AN000 programmable gain amplifier enable bit | _ |
| | PG001EN | AN001 programmable gain amplifier enable bit | _ |
| | PG002EN | AN002 programmable gain amplifier enable bit | _ |
| | PG000SEL | AN000 programmable gain amplifier select bit | _ |
| | PG001SEL | AN001 programmable gain amplifier select bit | _ |
| | PG002SEL | AN002 programmable gain amplifier select bit | _ |
| | CH[1:0] | Channel setting bits | |
| ADANSA0 | ANSA000 | | A/D conversion channel select bits |
| | ANSA001 | | A/D conversion channel select bits |
| | ANSA002 | | A/D conversion channel select bits |
| | ANSA003 | | A/D conversion channel select bits |
| ADANSA1 | ANSA100 | | A/D conversion channel select bit |
| ADANSB0 | ANSB000 | | A/D conversion channel select bits |
| | ANSB001 | | A/D conversion channel select bits |
| | ANSB002 | | A/D conversion channel select bits |
| | ANSB003 | | A/D conversion channel select bits |
| ADANSB1 | ANSB100 | | A/D conversion channel select bit |
| ADANSC0 | ANSC000 | _ | A/D conversion channel select bits |
| | ANSC001 | | A/D conversion channel select bits |
| | ANSC002 | | A/D conversion channel select bits |
| | ANSC003 | _ | A/D conversion channel select bits |
| ADANSC1 | ANSC100 | | A/D conversion channel select bit |



| Register | Bit | RX62T (S12ADA) | RX24T(S12ADF) |
|----------|----------------|---|--|
| ADADS0 | ADS0[3:0] | _ | A/D-converted value addition/average channel select bits |
| | ADS1[3:0] | _ | A/D-converted value addition/average channel select bits |
| | ADS2[3:0] | | A/D-converted value addition/average channel select bits |
| | ADS3[3:0] | _ | A/D-converted value addition/average channel select bits |
| ADADS1 | ADS100 | | A/D-converted value addition/average channel select bit |
| ADADC | ADC[2:0] | | Addition count select bits |
| | AVEE | — | Average mode enable bit |
| ADCER | SHBYP | Dedicated sample-and-hold circuit select bit | _ |
| | ADPRC[1:0] | A/D data register bit precision setting bits | _ |
| | ADIE2 | 2-channel scan interrupt select bit | |
| | ADIEW | Double trigger interrupt select bit | |
| ADSTRGR | ADSTRS0[4:0] | A/D start trigger group 0 select bits | _ |
| | TRSB[5:0] | _ | A/D conversion start trigger for group B select bits |
| | ADSTRS1[4:0] | A/D start trigger group 1 select bits | _ |
| | TRSA[5:0] | _ | A/D conversion start trigger select bits |
| ADPG | PG000GAIN[3:0] | AN000 programmable gain amplifier gain select bits | _ |
| | PG001GAIN[3:0] | AN001 programmable gain amplifier gain select bits | _ |
| | PG002GAIN[3:0] | AN002 programmable gain amplifier gain select bits | _ |
| ADCMPMD0 | CEN000[1:0] | AN000 comparator select bits | |
| | CEN001[1:0] | AN001 comparator select bits | |
| | CEN002[1:0] | AN002 comparator select bits | |
| | CENOU2[1.0] | | |
| | CEN002[1:0] | AN100 comparator select bits | |
| | | | |



| Register | Bit | RX62T (S12ADA) | RX24T(S12ADF) |
|----------|---------------|--|---------------|
| ADCMPMD1 | REFL[2:0] | Internal voltage for comparator | _ |
| | | low reference voltage select bits | |
| | REFH[2:0] | Internal voltage for comparator | |
| | | high reference voltage select bits | |
| | CSEL0 | AN000 to AN002 comparator input | _ |
| | | select bit | |
| | VSELH0 | AN000 to AN002 comparator high | |
| | | reference voltage select bit | |
| | VSELL0 | AN000 to AN002 comparator low | |
| | | reference voltage select bit | |
| | CSEL1 | AN100 to AN102 comparator input | — |
| | | select bit | |
| | VSELH1 | AN100 to AN102 comparator high | |
| | | reference voltage select bit | |
| | VSELL1 | AN100 to AN102 comparator low | — |
| | | reference voltage select bit | |
| ADCMPNR0 | C000NR[3:0] | AN000 comparator noise cancellation filter mode select bits | — |
| | 0004NID[0:0] | | |
| | C001NR[3:0] | AN001 comparator noise cancellation filter mode select bits | |
| | C002NR[3:0] | | |
| | COUZINK[3.0] | AN002 comparator noise cancellation filter mode select bits | — |
| ADCMPNR1 | C100NR[3:0] | AN100 comparator noise | |
| | C1001417[5.0] | cancellation filter mode select bits | |
| | C101NR[3:0] | AN101 comparator noise | |
| | 0101111[0.0] | cancellation filter mode select bits | |
| | C102NR[3:0] | AN102 comparator noise | |
| | 0102111[0:0] | cancellation filter mode select bits | |
| ADCMPFR | C000FLAG | AN000 comparator detection flag | |
| - | C001FLAG | AN001 comparator detection flag | |
| | C002FLAG | AN002 comparator detection flag | |
| | C100FLAG | AN100 comparator detection flag | |
| | C101FLAG | AN101 comparator detection flag | |
| | C102FLAG | AN102 comparator detection flag | |
| | UTUZI LAG | ANY OZ COMPARATOR DELECTION HAY | |



| Register | Bit | RX62T (S12ADA) | RX24T(S12ADF) |
|----------|---------------|--|--|
| ADCMPSEL | SEL000 | AN000 comparator detection select bit | _ |
| | SEL001 | AN001 comparator detection select bit | |
| | SEL002 | AN002 comparator detection select bit | |
| | SEL100 | AN100 comparator detection select bit | _ |
| | SEL101 | AN101 comparator detection select bit | _ |
| | SEL102 | AN102 comparator detection select bit | _ |
| | IE | Interrupt enable setting bit | |
| | POERQ | POE request setting bit | |
| ADEXICR | OCSAD | _ | Internal reference voltage A/D- converted value addition/average mode select bit |
| | OCSA | _ | Internal reference voltage A/D conversion select bit |
| ADGCTRGR | TRSC[5:0] | _ | Group C dedicated A/D conversion start trigger select bits |
| | GCADIE | _ | Group C scan end interrupt enable bit |
| | GRCE | _ | Group C dedicated A/D conversion operation enable bit |
| ADSHCR | SSTSH[7:0] | _ | Channel-dedicated sample-and- hold circuit sampling time setting bits |
| | SHANS[2:0] | _ | Channel-dedicated sample-and- hold circuit bypass select bits |
| ADDISCR | ADNDIS[4:0] | _ | A/D disconnection detection assist setting bits |
| ADGSPCR | PGS | | Group priority control setting bit |
| | GBRSCN | _ | Low-priority group restart setting bit |
| | LGRRS | | Restart channel select bit |
| | GBRP | | Single scan continuous start bit |
| ADPGACR | P000SEL1 | | PGA P000 enable via amplifier bit |
| | P000ENAMP | | PGA P000 enable amplifier bit |
| ADPGACR | P000GAIN[3:0] | | PGA P000 setting bits |



2.18 RAM

Table 2.32 shows a comparative overview of the RAM.

Table 2.32 Comparative Overview of RAM

| Item | RX62T | RX24T |
|--------------------------------|--|--|
| RAM capacity | 16 KB or <mark>8 KB</mark> | 16 KB |
| RAM address | 0000 0000h to 0000 3FFFh (16 KB) 0000 0000h to 0000 1FFFh (8 KB) | 0000 0000h to 0000 3FFFh (16 KB) |
| Access | Single-cycle access is possible for both reading and writing. The on-chip RAM can be enabled or disabled. | Single-cycle access is possible for both reading and writing. The on-chip RAM can be enabled or disabled. |
| Low power consumption function | It is possible to specify the module stop state. | It is possible to specify the module stop state. |

2.19 Flash Memory

Table 2.33 shows a comparative listing of the flash memory specifications and Table 2.34 shows a comparative listing of the flash memory registers.

| | RX62T | | RX24T | |
|----------------------|--|--|--|-----------------|
| ltem | Flash Memory for Code Storage | Flash Memory for Data Storage | ROM | E2 Data Flash |
| Memory space | User area: 256 KB, 128 KB, or 64 KB | Data area: 32 KB or 8 KB | User area: Maximum 256 KB | Data area: 8 KB |
| ROM cache | | | Capacity: 2 KB | |
| Read cycle | High-speed read operation using 1 cycle of ICLK is supported. | A read operation in word or byte units takes 3 cycles of PCLK. | No ROM wait cycles when ICLK ≤ 32 MHz, ROM wait cycle when ICLK > 32 MHz | |
| Value after erase | Can be read as FFFF FFFFh in 32- bit access. | Undetermined | FFh | FFh |
| Interrupt | A flash ready interrupt request (FRDYI) is generated upon completion of FCU command execution (program, P/E suspend, lock bit read 2, peripheral clock notify). | A flash ready interrupt request (FRDYI) is generated upon completion of FCU command execution (program, P/E suspend, blank check, peripheral clock notify). | An interrupt (FRDYI) is completion of software processing or forced s | command |

Table 2.33 Comparative Listing of Flash Memory Specifications



| | RX62T | | RX24T | |
|--|--|---|---|--|
| ltem | Flash Memory for Code Storage | Flash Memory for Data Storage | ROM | E2 Data Flash |
| Programming/ erasing method | | Tor Data Storage | Software command The following softw implemented: Prog block erase, all-blo The following commission implemented for presented for | ds vare commands are gram, blank check, ock erase mands are rogramming the extra a information program, |
| | programming of the programming and handled by issuin FCU. The ROM in the erread as FFFF FFI | d erasing the ROM are g commands to the erased state can be FFh in 32-bit access. | | |
| Background operation (BGO) function | code from areas o data flash while th programmed or e | rased. | | |
| | ROM is possible | ram code from the while the data flash programmed or erased. | ROM while the E2 dat programmed. | program located in the a flash is being |
| Suspension and resumption functions | code from the RC or erasure of the | to execute program OM when programming ROM is suspended. I erasure of the ROM (resumed) after | | |
| Units of programming and erasure | Unit of programming for the user area: 256 bytes Units of erasure for the user area: 4 KB (8 blocks), 16 KB (when the ROM size is 256 KB: 14 blocks, when the ROM size is 128 KB: 6 blocks, and when the ROM size is 64 KB: 2 blocks) | 2 KB (32 KB data flash: 16 blocks; 8 KB data flash: 4 blocks) | Unit of programming for the user area: 8 bytes Unit of erasure for the user area: 2 KB | Unit of programming for the data area: 1 byte Unit of erasure for the data area: 1 KB |



| | RX62T | | RX24T | |
|---|---|--|--|--|
| ltem | Flash Memory for Code Storage | Flash Memory for Data Storage | ROM | E2 Data Flash |
| On-board programming | Programming in boot mode The asynchronous serial interface (SCI1) is used. The transfer rate is adjusted automatically. | | Programming in boot The asynchronous is used. The transfer rate is automatically. FINE is used. | serial interface (SCI1) |
| | Programming by a rou flash programming wit This allows ROM p resetting the system | hin the user program | Programming by a rou flash programming wi | |
| Off-board programming | A PROM programmer can be used to program the user area. | | The user area can be flash programmer (se parallel programmer) RX24T Group. | rial programmer or |
| Software- controlled protection function | The FENTRYR.FENTRY 0 bit, FWEPROR.FLWE[1: 0] bits, and lock bits can be used to prevent unintentional programming. | The FENTRYR.FENTRY D bit, FWEPROR.FLWE[1: 0] bits, and DFLREk and DFLWEk registers, can be used to prevent unintentional programming (k = 0 or 1). | The FENTRYR.FENTRY 0 bit can be used to prevent unintentional programming. | The FENTRYR.FENTRY D bit can be used to prevent unintentional programming. |
| Error protection function | Prevents further programming or erasure after the detection of abnormal operation during programming or erasure. | | | |
| ID code protection | This function can be used to prevent reading, writing, or erasing by the host. | | | e serial programmer in enabled or disabled poot mode. |
| | connected to an on-chip debugging emulator. | | connected to an or emulator. | ode is possible when |
| Start-up program protection function | | | This function is used t 0 to 7. | o safely rewrite blocks |
| Area protection | | | This function enables selected blocks in the disables writing to the self-programming. | user area and |



| Register | Bit | RX62T | RX24T |
|----------|--------------|--|---------------------------------------|
| FMODR | FRDMD | FCU read mode select bit | |
| FASTAT | DFLWPE | Data flash programming/erasure protection violation bit | _ |
| | DFLRPE | Data flash read protection violation bit | _ |
| | DFLAE | Data flash access violation bit | |
| | CMDLK | FCU command lock bit | _ |
| | ROMAE | ROM access violation bit | |
| FAEINT | DFLWPEIE | Data flash programming/erasure protection violation interrupt enable bit | _ |
| | DFLRPEIE | Data flash read protection violation interrupt enable bit | _ |
| | DFLAEIE | Data flash access violation interrupt enable bit | _ |
| | CMDLKIE | FCU command lock interrupt enable bit | — |
| | ROMAEIE | ROM access violation interrupt enable bit | — |
| FCURAME | FCRME | FCU RAM enable bit | |
| | KEY[7:0] | Key code | |
| FSTATR0 | PRGSPD | Programming suspend status bit | |
| | ERERR | | Erase error flag |
| | ERSSPD | Erasure suspend status bit | |
| | PRGERR | Programming error bit | Program error flag |
| | SUSRDY | Suspend ready bit | |
| | BCERR | | Blank check error flag |
| | ERSERR | Erasure error bit | |
| | EILGLERR | _ | Extra area illegal command error flag |
| | FRDY | Flash ready bit | — |
| FSTATR1 | FLOCKST | Lock bit status bit | — |
| | FRDY | | Flash ready flag |
| | FCUERR | FCU error bit | |
| | EXRDY | | Extra area ready flag |
| FRDYIE | FRDYIE | Flash ready interrupt enable bit | |
| FENTRYR | FENTRYD | Data flash P/E mode entry bit | E2 data flash P/E mode entry bit |
| FPROTR | FPROTCN | Lock bit protection cancel bit | |
| | FPKEY[7:0] | Key code | |
| FRESETR | FRKEY[7:0] | Key code | |
| FCMDR | PCMDR[7:0] | Precommand | |
| | CMDR[7:0] | Command | |
| FCPSR | ESUSPMD | Erasure suspend mode bit | |
| FPESTAT | PEERRST[7:0] | P/E error status bits | |
| PCKAR | PCKA[7:0] | Peripheral clock notification bits — | |
| FWEPROR | FLWE[1:0] | Flash programming/erasure bits | |

Table 2.34 Comparative Listing of Flash Memory Registers

| Register | Bit | RX62T | RX24T |
|----------|----------|--|-------|
| DFLRE0 | DBRE00 | DB00 block read enable bit | — |
| | DBRE01 | DB01 block read enable bit | |
| | DBRE02 | DB02 block read enable bit | |
| | DBRE03 | DB03 block read enable bit | |
| | DBRE04 | DB04 block read enable bit | |
| | DBRE05 | DB05 block read enable bit | |
| | DBRE06 | DB06 block read enable bit | |
| | DBRE07 | DB07 block read enable bit | |
| | KEY[7:0] | Key code | |
| DFLRE1 | DBRE08 | DB08 block read enable bit | _ |
| | DBRE09 | DB09 block read enable bit | |
| | DBRE10 | DB10 block read enable bit | _ |
| | DBRE11 | DB11 block read enable bit | |
| | DBRE12 | DB12 block read enable bit | |
| | DBRE13 | DB13 block read enable bit | |
| | DBRE14 | DB14 block read enable bit | |
| | DBRE15 | DB15 block read enable bit | |
| | KEY[7:0] | Key code | |
| DFLWE0 | DBWE00 | DB00 block programming/erasure | |
| DI LWEO | DBWL00 | enable bit | |
| | DBWE01 | DB01 block programming/erasure | |
| | DBMEOT | enable bit | |
| | DBWE02 | DB02 block programming/erasure | |
| | | enable bit | |
| | DBWE03 | DB03 block programming/erasure | _ |
| | | enable bit | |
| | DBWE04 | DB04 block programming/erasure | _ |
| | | enable bit | |
| | DBWE05 | DB05 block programming/erasure | |
| | | enable bit | |
| | DBWE06 | DB06 block programming/erasure | _ |
| | | enable bit | |
| | DBWE07 | DB07 block programming/erasure | |
| | | enable bit | |
| | KEY[7:0] | Key code | |
| DFLWE1 | DBWE08 | DB08 block programming/erasure | |
| | | enable bit | |
| | DBWE09 | DB09 block programming/erasure | |
| | | enable bit | |
| | DBWE10 | DB10 block programming/erasure | — |
| | | enable bit | |
| | DBWE11 | DB11 block programming/erasure | — |
| | | enable bit | |
| | DBWE12 | DB12 block programming/erasure enable bit | |
| | DBWE13 | | |
| | DDVVE13 | DB13 block programming/erasure enable bit | |
| | DBWE14 | DB14 block programming/erasure | |
| | | enable bit | |
| | DBWE15 | DB15 block programming/erasure | |
| | | | |
| | | enable bit | |



| Register | Bit | RX62T | RX24T |
|----------------|------------|----------------------------------|--------------------------------------|
| DFLBCCNT | BCSIZE | Blank check size setting bit | |
| | BCADR[7:0] | Blank check address setting bits | |
| DFLBCSTAT | BCST | Blank check status bit | |
| FPR | | | Protection unlock register |
| FPSR | PERR | _ | Protect error flag |
| FPMCR | FMS0 | | Flash operating mode select bit 0 |
| | RPDIS | _ | ROM P/E disable bit |
| | FMS1 | | Flash operating mode select bit 1 |
| | LVPE | | Low-voltage P/E mode enable bit |
| | FMS2 | | Flash operating mode select bit 2 |
| FISR | PCKA[4:0] | | Peripheral clock notification bits |
| | SAS[1:0] | | Start-up area select bits |
| FASR | EXS | | Extra area select bit |
| FCR | CMD[3:0] | | Software command setting bits |
| | STOP | | Forced processing stop bit |
| | OPST | | Processing start bit |
| FEXCR | CMD[2:0] | | Software command setting bits |
| | OPST | | Processing start bit |
| FSARH | | | Flash processing start address |
| | | | register H |
| FSARL | | | Flash processing start address |
| | | | register L |
| FEARH | | — | Flash processing end address |
| | | | register H |
| FEARL | | | Flash processing end address |
| | | | register L |
| FWBn | | | Flash write buffer n register |
| (n = 0 to 3) | | | |
| FEAMH | | | Flash error address monitor register |
| FEAML | | | Flash error address monitor register |
| FEAML | | | I |
| FSCMR | SASMF | | Start-up area setting monitor flag |
| FAWSMR | OAOMI | | Flash access window start address |
| | | | monitor register |
| FAWEMR | | | Flash access window end address |
| | | | monitor register |
| UIDRn | | _ | Unique ID register n |
| (n = 0 to 3) | | | |
| ROMCE | ROMCEN | | ROM cache operation enable bit |
| ROMCIV | ROMCIV | | ROM cache disable bit |



3. Reference Documents

User's Manual: Hardware

RX62T Group, RX62G Group User's Manual: Hardware Rev.2.00 (R01UH0034EJ0200) (The latest version can be downloaded from the Renesas Electronics website.)

RX24T Group User's Manual: Hardware Rev.1.00 (R01UH0576EJ0100) (The latest version can be downloaded from the Renesas Electronics website.)

Technical Update/Technical News

(The latest version can be downloaded from the Renesas Electronics website.)



Website and Support

Renesas Electronics Website <u>http://www.renesas.com/</u> Inquiries <u>http://www.renesas.com/contact/</u>

All trademarks and registered trademarks are the property of their respective owners.



Revision History

| | | Description | |
|------|---------------|-------------|----------------------|
| Rev. | Date | Page | Summary |
| 1.00 | Jan. 14, 2016 | _ | First edition issued |
| | | | |

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

- 1. Handling of Unused Pins
 - Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.
 - The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on
 - The state of the product is undefined at the moment when power is supplied.
 - The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

- 3. Prohibition of Access to Reserved Addresses
 - Access to reserved addresses is prohibited.
 - The reserved addresses are provided for the possible future expansion of functions. Do not access
 these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

 When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to a product with a different type number, confirm that the change will not lead to problems.

— The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits software or information 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product. 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc. Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics. 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, lease evaluate the safety of the final products or systems manufactured by you 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations. 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics

products.

11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information.

RENESAS

SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004 **Renesas Electronics Europe Limited** Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +88-10-8235-1155, Fax: +88-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tei: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited Non-sease Lectronics nong round Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +55-631-30200, Fax: +65-6213-0300 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207. Block B. Menara Amcorp. Amco Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141