

How to Drive PLL from Oscillator SLG47910V

Abstract

This application shows how to drive the PLL either from the Oscillator or from the external clk (GPIO2) using the SLG47910 ForgeFPGA and Development Board. This application note comes complete with design files which can be found in the Reference Section.

Contents

1.	Term	is and De	efinitions	. 1
2.	Refe	rence		. 2
3.	Introduction			
			nections	
	3.2	Signal [Description	. 2
		3.2.1.	Inputs - Clock & Control Inputs	. 2
		3.2.2.	Clock & Control Outputs	. 3
4.	Ingre	dients		. 4
5.	Veril	og Code		. 4
6.	Floo	rplan: CL	B Utilization	. 6
7.	Desi	gn Steps	5	. 6
8.	Cond	lusion		. 8
9.	Revis	sion Hist	ory	. 9

1. Terms and Definitions

Configuration Logic Block
Workspace where Verilog code is entered
Field Programmable Gate Array
Main FPGA design and simulation window
Main window for device selection
Main FPGA project window for debug and IO programming
Phase Locked Loop
Oscillator

2. Reference

For related documents and software, please visit:

ForgeFPGA Low-density FPGAs | Renesas

Download our free ForgeFPGA[™] Designer software [1] to open the .ffpga files [2] and view the proposed circuit design.

[1] Go Configure Software Hub, Software Download and User Guide

[2] AN-FG-006 How to drive PLL from Oscillator.ffpga, ForgeFPGA Design File

[3] SLG47910, Preliminary Datasheet, Renesas Semiconductor

3. Introduction

3.1 PLL connections

The SLG47910 includes a low-power, wide input, and output Phase-Locked Loop (PLL) for use in applications requiring various frequencies.

The Phase Locked Loop (PLL) can be operated via two clock sources, the internal frequency from the oscillator (50 MHz) or the external clock, routed through GPIO2 pin. The PLL_REF_CLK_SEL input signal is used to select between the two clock sources for PLL.

When the PLL_REF_CLK_SEL signal is LOW, then the clock input to PLL is from the 50MHz OSC via REF_CLK_OSC. When the PLL_REF_CLK_SEL signal is HIGH, then the clock input to the PLL is from an external clock from GPIO 2 via REF_CLK_EXT.




Figure 1: System Design

3.2 Signal Description

3.2.1. Inputs - Clock & Control Inputs

Clock and control inputs determine the input clock source and intended output frequency.

PLL_REF_CLK_SEL – Selects the PLL Input Clock source between the internal 50 MHz OSC or an external clock, originating from GPIO2. When LOW the clock input to the PLL is the OSC.

PLL_BYP – BYP is an active HIGH signal that asserts a direct path between the clock input and PLL_CLK.

PLL_REFDIV [5:0] – Sets the reference divide value from 1 to 63.

PLL_FBDIV [11:0] – Sets the PLL Feedback Divide value from 16 to 400.

PLL_POSTDIV1[2:0] & PLL_POSTDIV2[2:0] – The two stages of post-dividers are used to divide down the VCO Frequency before the PLL_FOUT clock output. Each Post-divider has options for division from 1 to 7. Total post divide is POSTDIV1*POSTDIV2.

3.2.2. Clock & Control Outputs

PLL_CLK – PLL output clock(Depending on the Lock state of PLL)

PLL_LOCK – Indicates the number of cycle slips between the feedback clock and the Phase Frequency Detector for 256 consecutive cycles.

PLL_EN (Input) – Power-on for PLL. Active HIGH.

The behavior of the SLG47910's PLL is to receive a reference frequency and either divide or multiply the frequency value per the following equation, where $f_{reference_clock}$ is the reference frequency of the external clock source (GPIO2) or 50 MHz OSC, chosen through PLL_REF_CLK_SEL:

 $FOUT = \frac{f_{reference} \ X \ FBDIV}{REFDIV \ X \ POSTDIV1 \ X \ POSTDIV2}$

Using larger values for the variables in the numerator and denominator will reduce clock jitter at the expense of increased current consumption. Below is the table specifying the different values of FBDIV, REFDIV & POSTDIV when freference is set to 50MHz

FREF (MHz)	REFDIV	FBDIV	POSTDIV1	POSTDIV2	PLL_FOUT (MHz)
50	2	32	5	4	40
50	3	40	7	7	13.6
50	1	16	4	2	100

Table 1: PLL FOUT Values

The FOUT values will be correct and achievable only for valid values of FBDIV, REFDIV and POSTDIV values.

The PLL_BYP Signal is an active HI signal. When the PLL_BYP signal is set as 1, then the PLL_CLK signal runs at the frequency directly from either REF_CLK_EXT or REF_CLK_OSC. However, when the PLL_BYP is set as 0, then the PLL_CLK value is assigned according to the Equation above and Table 1.




Figure 2: Block diagram of the design

4. Ingredients

- SLG47910 Device
- FPGADEVPAK Development Board with USB cable and power supply
- FPGAPAK Socket Adaptor Board
- Latest Revision of ForgeFPGA Workshop software

5. Verilog Code

Shown below is the (*top*) module named counter_4bit_pll. The Verilog code for How to drive PLL can be found in the complete design example. It is available for download (<u>AN-FG-006 Drive PLL from Oscillator.ffpga</u>)

```
// AN-003 How to drive PLL from OSC
(* top *) module counter_4bit_pll (
    //CLK
    (* iopad_external_pin, clkbuf_inhibit *) input pll_clk,
    //POR
    (* iopad_external_pin *) input nreset,
    //OSC
    (* iopad_external_pin *) output OSC_CTRL_EN,
    //PLL
    (* iopad_external_pin *) input sel,//GPI00
    (* iopad_external_pin *) input byp,//GPI01
    // Selects the PLL Input Clock source between the internal 50MHz OSC and an
external clock.
    (* iopad_external_pin *) output PLL_REF_CLK_SELECTION,
    // BYP is an active HI signal that asserts a direct path between the clock input
and FOUT.
```

```
(* iopad_external_pin *) output PLL_CTRL BYPASS, PLL CTRL EN,
  // Sets the reference divide value from 1 to 63.
  (* iopad external pin *) output [5:0] PLL CTRL REFDIV,
  // Sets the PLL Feedback Divide value from 16 to 400.
  (* iopad_external_pin *) output [11:0] PLL_CTRL_FBDIV,
// Sets the PLL Output Dividers values from 1 to 7.
  (* iopad external pin *) output [2:0] PLL CTRL POSTDIV1, PLL CTRL POSTDIV2,
  (* iopad external pin *) output reg [3:0] counter ,
  (* iopad external pin *) output counter_oe0,
  (* iopad external pin *) output counter oel,
  (* iopad_external_pin *) output counter_oe2,
  (* iopad_external_pin *) output counter_oe3
);
 //OE's settings
 assign counter oe0 = 1'b1;
 assign counter_oe1 = 1'b1;
 assign counter_oe2 = 1'b1;
 assign counter oe3 = 1'b1;
 //OSC settings
 assign OSC CTRL EN = 1'b1; // Oscillator operates at 50MHz
 //PLL settings
 assign PLL CTRL EN = 1;
 assign PLL CTRL BYPASS = byp;
 assign PLL_REF_CLK SELECTION = sel;
 assign PLL_CTRL REFDIV = 1;
 assign PLL CTRL FBDIV = 20;
 assign PLL CTRL POSTDIV1 = 5;
 assign PLL CTRL POSTDIV2 = 2;
 reg nrst;
 always @(posedge pll clk) begin
  nrst <= nreset;</pre>
 end
 //Counter
 always @(posedge pll clk) begin
   if (!nrst)
     counter <= 4'h0;</pre>
   else
     counter <= counter + 4'h1;</pre>
  end
```

```
endmodule
```

6. Floorplan: CLB Utilization




Figure 3: Floorplan

The Floorplan tab in the FPGA Editor shows the placement of the CLBs, FFs and their connections to IOB blocks.

7. Design Steps

1. Launch the latest version of the Go Configure Software Hub. Select the SLG47910V device and the ForgeFPGA Workshop software will load.

2. Download the design example <u>AN-FG-006 Drive PLL from Oscillator.ffpga</u>. If you are not familiar with the ForgeFPGA Workshop software, review the Four-Bit Counter application notes that covers the basic design steps.

3. Open the <u>AN-FG-006 Drive PLL from Oscillator.ffpga</u> file after downloading.

4. Open the FPGA editor and review the Verilog code. There is a main code with the module name counter_4bit_pll which is the top module defining the whole design.

5. Open the IO planner tab on the FPGA editor and review the pin assignment.

6. Next select the Synthesize button on the lower left side of the FPGA editor.

7. Select the Generate Bitstream button on the lower left side of the FPGA editor. Check the Logger and Issues tabs to make sure that the bit steam was generated correctly.

8. Now click on the Floorplan tab and see the CLB utilization (Figure 3). Press the Ctrl and the mouse wheel to zoom-in. Confirm that the IOs selected in the IO Planner are shown in the floorplan

9. Connect the Development Board and attach it to Adaptor Board with the SLG47910 part in the socket on it. Click on the Debug button on the ForgeFPGA Workshop studio (Figure 5) and select Emulation.




Figure 5: GPIO Connections to generate waveform during Emulation

10. Connect the GPIO2 to the Synchronous Logic Generator, Configure GPIO0 and GPIO1 as buttons or synchronous Logic Generators to function as sel and byp signals for PLL_REF_CTRL_SEL and BYP_SEL and then observe the output from GPIO3, GPIO4, GPI5 and GPIO6 on logic analyzer. In Figure 6 it can be observed that when there is a change in the sel and byp signals, then there is a corresponding change in the frequency of the switching of the counter depicting that the PLL is being driven by 2 different clock sources.

18YP 1 -1_1 1	

Figure 6: Change in sel and byp line to produce PLL_CLK of different frequencies

8. Conclusion

This application note shows how to drive the PLL using an External Clock (GPIO2) via REF_CLK_EXT or using the internal Oscillator on board via REF_CLK_OSC. This application note also focuses on how to set the values of different PLL parameters to achieve the desirable frequency when BYP is set to 0. This procedure can be utilized for any design. This testcase is available for download (<u>AN-FG-006 Drive PLL from Oscillator.ffpga</u>). If interested, please contact the ForgeFPGA Business Support Team.



9. Revision History

Revisi	ion	Date	Description
1.00)	Mar 3, 2022	Initial release.
2.0		Feb 22, 2024	Updated changes according to BB revision

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.