概要

Description

The 72T72105 is a 64K x 72 TeraSync 2.5V FIFO memory with clocked read and write controls and a flexible Bus-Matching x72/x36/x18 data flow. TeraSync FIFOs are particularly appropriate for network, video, telecommunications, data communications and other applications that need to buffer large amounts of data and match busses of unequal sizes. There are two possible timing modes of operation with these devices: IDT Standard mode and First Word Fall Through (FWFT) mode.

特長

  • User selectable HSTL/LVTTL Input and/or Output
  • 2.5V LVTTL or 1.8V, 1.5V HSTL Port Selectable Input/Ouput voltage
  • 3.3V Input tolerant
  • Program programmable flags by either serial or parallel means
  • Big-Endian/Little-Endian user selectable byte representation
  • Auto power down minimizes standby power consumption
  • Master Reset clears entire FIFO
  • Partial Reset clears data, but retains programmable settings
  • Empty, Full and Half-Full flags signal FIFO status
  • Output enable puts data outputs into high impedance state
  • JTAG port, provided for Boundary Scan function
  • Available in 324-pin PBGA package
  • expandable in depth and width
  • Independent Read and Write Clocks (permit reading and writing simultaneously)
  • Industrial temperature range (–40C to +85C) is available

ドキュメント

タイトル 分類 日付
PDF451 KB
データシート
PDF123 KB
ガイド
PDF524 KB
製品変更通知
PDF24 KB
製品変更通知
PDF99 KB
製品変更通知
PDF729 KB
製品変更通知
PDF80 KB
製品変更通知
PDF38 KB
製品変更通知
PDF211 KB
製品変更通知
PDF26 KB
製品変更通知
PDF23 KB
製品変更通知
PDF274 KB
製品変更通知

設計・開発

モデル

モデル

Title Type Date
ZIP3 KB
モデル-BSDL
TAR66 KB
モデル-SPICE

サポート