Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Date: Apr.16.2008

RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Renesas Technology Corp.

Product Category	MPU&MCU		Document No.	TN-SH7-A650A/E	Rev.	1.00
Title	SH7764 Group Hardware manual Rev.1.00 (Information Category	Technical Notification			
Applicable Product	R5S77640P300BG R5S77640D300BG	Lot No.				
riodast	R5S77640N300BG R5S77641P300BG R5S77641D300BG R5S77641N300BG	Reference Document	SH7764 Group Hardware Manual (REJ09B0360-0100)			

We would like to inform	valued customers	on hardware manual	corrections as	described bellow
ANG MODIO IIVG TO ILLIOITI	valueu custofficis	Uli Haluwalt Illallual	CONTECUIONS as	described beliew.

- Note -

- 1. Additional descriptions to GPIO port A data register
- 2. Bus timing change

Date: Apr.16.2008

1. Additional descriptions to GPIO port A data register

Original descriptions

PTDAT_A is a 16-bit readable/writable register that stores port A data.



Bit	Bit Name	Initial value	R/W	Description
15 to 8	_	0	R	Reserved
				The lower 8-bit value is always read from these bits. The write value should always be 0.
7	PTDAT_A7	0	R/W	Each bit stores output data of a pin used as a general output
6	PTDAT_A6	0	R/W	port.
5	PTDAT_A5	0	R/W	 When the pin is used as general output port, if the port is read, the value of the corresponding bit in this register will be read.
4	PTDAT_A4	0	R/W	When the pin is used as a general input port, if this register is
3	PTDAT_A3	0	R/W	read, the status of the corresponding pin will be read.
2	PTDAT_A2	0	R/W	_
1	PTDAT_A1	0	R/W	_
0	PTDAT_A0	0	R/W	

Corrected descriptions

PTDAT_A is a 16-bit readable/writable register that stores port A data.

Initial

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	_	_	PTDAT_							
		-	-	-	-	-			A7	A6	A5	A4	A3	A2	A1	A0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W							

Bit	Bit Name	value	R/W	Description
15 to 8	_	0	R	Reserved
				The lower 8-bit value is always read from these bits. The write value should always be 0.
7	PTDAT_A7	0	R/W	Each bit stores output data of a pin used as a general output
6	PTDAT_A6	0	R/W	port.
5	PTDAT_A5	0	R/W	 When the pin is used as general output port, if the port is read, the value of the corresponding bit in this register will be read.
4	PTDAT_A4	0	R/W	When the pin is used as a general input port, if this register is
3	PTDAT_A3	0	R/W	read, the status of the corresponding pin will be read.
2	PTDAT_A2	0	R/W	When the pin is set to a function other than the general port, if it
1	PTDAT_A1	0	R/W	is used as an input pin, the pin status will be read from the corresponding bit in this register and writing to the bit is
0	PTDAT_A0	0	R/W	ignored; for an output pin, an undefined value will be read from the bit and writing to the bit is ignored.

Date: Apr.16.2008

2. Bus timing change

33.4.3 Bus Timing

Table 33.14 Bus Timing

Original bus timing table

Item	Symbol	Min.	Max.	Unit	figure
DQM delay time	t _{DQMD}	1.0	7.0	ns	33.12 to 33.23

Corrected bus timing table

Item	Symbol	Min.	Max.	Unit	figure
DQM delay time	t _{DQMD}	1.0	7.4	ns	33.12 to 33.23

- End of report -