Date: Jan. 12, 2011

RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan Renesas Electronics Corporation

Category	MPU/MCU				Document No.	TN-SH7-A792B/E	Rev.	2.00	
Title	SH7730 Hardwar	e Manual	revised		Information Category	Technical Notification			
				Lot I	No.				
Applicable Product	SH7730 Group				Reference Document (REJ09B0359)				
	l dware Manual is rev to main revisions al				n in the following.				
Item		Page	Revision	(See Manua	al for Details)				
1.1 Featu	res of This LSI	4	Table am	ended					
Table 1.1 Features of Th LSI				Bus state controller (BSC)	can be connected — Data bus width: 16 bits — Supports auto-refresh of		mory device		
		6	Table am	ended					
				Item	Features				
				Clock pulse generator (CPG)	resonator Output clock: Bus clock (Bo Generates four types of sy — CPU clock (Io): Maximu	stem clocks m 266.7 MHz ((S¢): Maximum 133.4 MHz m 66.7 MHz laximum 33.4 MHz	and crystal		
					Software standby mode Module standby mode				
7.8.2 Note Unbuffered \	es on the Vrite Setting	204	Newly ad						
	Vrite Setting res Configuration of	204 209, 210							

RENESAS TECHNICAL UPD	DATE T	FN-SH7-A792B/E Date: January 12, 2011				
Item	Page	Revision (See Manual for Details)				
8.3.1 Read Operation	219	Description amended				
		4. Cache miss (no write-back)				
		Data is read into the cache line on the way, which is selected to replace, from the physical address space corresponding to the virtual address. When reading data, the read data is returned to the CPU at the point in time when that data arrives in th cache.				
		5. Cache miss (with write-back)				
		Cache miss (with write-back)The tag and data field of the cache line on the way which is selected to replace are				
		saved in the write-back buffer. Then data is read into the cache line on the way which is selected to replace from the physical address space corresponding to the virtual address. When reading data, the read data is returned to the CPU at the poin in time when that data arrives in the cache.				
8.6.1 IC Address Array	230	Figure title amended				
Figure 8.5 Memory-Mapped IC Address Array						
8.6.2 IC Data Array	231	Figure title amended				
Figure 8.6 Memory-Mapped IC Data Array						
8.6.3 OC Address Array	233	Figure title amended				
Figure 8.7 Memory-Mapped OC Address Array						
8.6.4 OC Data Array	234	Figure title amended				
Figure 8.8 Memory-Mapped OC Data Array						
10.1 Features	246	Figure amended				
Figure 10.1 Block Diagram of INTC		ICR0 ICR1 INTREQ00 INTRSK00 IMR0 to IMR12 INTMSKCLR00 IMCR0 to IMCR12				
10.3.1 Interrupt Control	251	Description amended				
Register 0 (ICR0)		ICR0 sets the input signal detection mode for the external interrupt input pin NMI, IRQ, IRL, and PINT, and indicates the input signal level at the NMI pin.				
10.3.1 Interrupt Control Register 0 (ICR0)	251	ICR0 sets the input signal detection mode for the external interrupt input pin				

Item	Page	Revision (See Manual	for De	tails)					
10.3.5 Interrupt Request	257	Table ame	nded							
Register 00 (INTREQ00)		Bi	t Bit Name	Initial Value	R/W	Description				
		7	IRQ0	0	R/W	Edge detection (IRQnS in ICR1 set to B'00 or B'01)				
		6	IRQ1	0	R/W	Flag indicating detection of IRQn interrupt				
		5	IRQ2	0	R/W	When reading No interrupt request detected.				
		$\frac{4}{3}$	IRQ3 IRQ4	0	R/W R/W	0: No interrupt request detected 1: Interrupt request detected				
		2	IRQ5	0	R/W	When writing				
		1	IRQ6	0	R/W	0: The bit is cleared to 0 only if it was previously read as 1.				
		0	IRQ7	0	R/W	1: Writing 1 is ignored. Write 1 to the bits other than				
						the bit to be cleared. Note: Write 1 to all bits you do not wish to clear to 0.				
						Level detection (IRQnS in ICR1 set to B'10 or B'11) [LSH in ICR0 set to 1]				
						Indicates whether or not a valid interrupt request is being input to the IRQn pin.				
						When writing				
						No interrupt request being input It Interrupt request being input				
						Writing to these bits is ignored.				
						[LSH in ICR0 cleared to 0]				
						Flag indicating detection of IRQn interrupt				
						When reading O: No interrupt request detected				
						1: Interrupt request detected				
		_				Writing to these bits is ignored.				
10.3.5 Interrupt Request Register 00 (INTREQ00)	258	Description	added							
		The methods of clearing the bits in this register are as follows.								
		1. Edge de	etection							
		The interrupt source can be cleared by writing 0 to the corresponding bit after								
		reading it as 1. In this case, write 1 to the bits you do not wish to clear to 0.								
		2. Level detection (LSH in ICR0 set to 1)								
		The corresponding bit is cleared to 0 automatically when the IRQ pin state changes and the interrupt request is negated. It is not necessary to clear the in software.								
		3. Level d	etection (LS	H in ICI	R0 cle	ared to 0)				
						and the interrupt request is negated, write 1 to ISK00 register.				
10.4.1 NMI Interrupt	266	Description	amended							
		The NMI signal is edge-detected. The NMIE bit in ICR0 is used to select either risi or falling edge detection. After the NMIE bit in ICR0 is modified, NMI interrupts are not detected for a maximum of six bus clock cycles.								
			When the INTMU bit in CPUOPM is set to 1, the SR interrupt mask level (IMASK							
						an NMI interrupt is accepted. The reception of ASK in SR when the INTMU bit in CPUOPM ha				
			ed to 0.							

Item	Page	Revision (See Manual for Details)
11.4.2 CSn Space Bus Control Register (CSnBCR)	298	Table amended
Control register (Consort)		Bit Bit Name Value R/W Description 30 to 28 IWW[2:0] 011 R/W Idle Cycles between Write-Read Cycles and Write-Write Cycles
		These bits specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target access cycles are the write-read cycle and write-write cycle. OO: Setting prohibited OO: 1 tidle cycle inserted OO: 2 idle cycles inserted OO: 6 idle cycles inserted 100: 6 idle cycles inserted 101: 8 idle cycles inserted 101: 10 idle cycles inserted
11.4.3 CSn Space Wait Control Register (CSnWCR)	306	Table amended
(1) Normal Space and Byte-Selection SRAM		Bit Bit Name Value R/W Description 23, 22 BW[1:0] 00 R/W Number of Burst Wait Cycles Specify the number of wait cycles to be inserted to the
CS2WCR, CS3WCR		specify the funder of wait cycles to be inserted to the second and subsequent access cycles in a burst access. Valid for byte-selection SRAM with page mode specified (PMD bit = 1). 00: 0 cycle 01: 1 cycle 10: 2 cycles 11: 3 cycles Note: Bit position is different from that of burst ROM (asynchronous).
11.4.4 Reset Bus Wait Counter (RBWTCNT)	326	Newly added
11.4.5 SDRAM Control Register (SDCR)	327	Figure amended
	328	Table amended
		Bit Bit Name Value R/W Description 15 to 12 — All 0 R Reserved These bits are always read as 0. The write value should always be 0.
		11 RFSH 0 R/W Refresh Control Specifies whether or not the refresh operation of the SDRAM is performed. 0: No refresh 1: Refresh
11.4.6 Refresh Timer Control/Status Register	330	Table amended
(RTCSR)		Bit Bit Name Value R/W Description 31 to 8 — All 0 R Reserved These bits are always read as 0. The write value should always be H'A55A00.
11.4.7 Refresh Timer Counter (RTCNT)	332	Table amended
		Bit Bit Name Value R/W Description 31 to 8 — All 0 R Reserved These bits are always read as 0. The write value should always be H'A55A00.
11.4.8 Refresh Time Constant Register (RTCOR)	333	Table amended
•		Initial Bit Bit Name Value R/W Description
		31 to 8 — All 0 R Reserved These bits are always read as 0. The write value should always be H'A55A00.

tem	Page	Revision (See Manual for Details)							
11.5.5 SDRAM Interface	_	Deleted							
12) Low-Power SDRAM									
11.5.6 Burst ROM (Clock	385	Note added							
Asynchronous) Interface		Note: When using the CS0 space as burst ROM, set CS0BCR and CS0WCR by using a program in a space other than CS0 (on-chip RAM, for example)							
14.50 BONOIA I 4. 4		before accessing the burst ROM.							
11.5.8 PCMCIA Interface	392	Description amended							
		With this LSI, if address map (2) is selected using the MAP bit in CMNCR, the PCMCIA interface can be specified in areas 5 and 6. Areas 5 and 6 in the physical space can be used for the IC memory card and I/O card interface defined in the JEIDA specifications version 4.2 (PCMCIA2.1 by by specifying the TYPE[3:0] bit of CSnBCR (n = 5B, 6B) to B'0101.							
I1.6 Usage Notes	403	Description amended							
1) Reset		Some flash memories may specify a minimum time from reset release to the first access. To ensure this minimum time, the bus state controller supports a 7-bit counter (RBWTCNT). The counter is cleared to 0 by a power-on reset and it maintains the 0 state during the reset period. After power-on reset, RBWTCNT is counted up synchronously together with CKO and an external access will not be generated until RBWTCNT is counted up to H'007F. At manual reset, RBWTCNT not cleared.							
12.3.7 DMA Channel Control	418	Table amended							
Registers (CHCR_0 to CHCR_5)		Initial							
		Bit Bit Name Value R/W Description 23 DO 0 R/W DMA Overrun							
		Selects whether detection takes place at overrun 0 or overrun 1 when DREQ level detection is used. This bit is valid only in CHCR_0 and CHCR_1. 0: Detects DREQ by overrun 0 1: Detects DREQ by overrun 1							
	420	Table amended							
		Initial Bit Bit Name Value R/W Description							
		HIE 0 R/W Half End Interrupt Enable Specifies whether an interrupt request is generated to the CPU when the read cycle of the transfer that the number of transfers is decreased to half of the TCR value set before the transfer has ended. If the HIE bit is set to 1, an interrupt request is generated to the CPU when the HE bit is set. To confirm that the half of the transfer has ended, execute a dummy read of the destination space after issuing the SYNCO instruction. Clear this bit to 0 while reload mode is set. This bit is valid in CHCR_0 to CHCR_3. 0: Half end interrupt disabled 1: Half end interrupt enabled							
12.3.7 DMA Channel Control		Table amended							
Registers (CHCR_0 to CHCR_5)		Initial							
		Bit Bit Name Value R/W Description 2 IE 0 R/W Interrupt Enable							
		Specifies whether an interrupt request is generated to the CPU at the end of the final DMA transfer. Setting this bit to 1 generates an interrupt request (DMINT) to the CPU when the TE bit is set to 1 and a read cycle of the final DMA transfer has ended. To confirm that the							



	Page	Revisio	n (See N	ianual 1	or De	etaiis)				
	424	Table ar	mended							
			Di4	Bit Name	Initial	DAV	Description			
				TE TE	Value 0		Description Transfer End	Flag		
							(TCR) is set t final DMA tra	set to 1 when to 0 (when the nsfer). The TE due to an NM	DMAC starts bit is not set,	executing the if DMA
							error before I ended by clea operation reg bit should be	TCR is cleared aring the DE b	I to 0, or if DM it and DME bi I). To clear the d then, 0 is wri	A transfer is tin DMA TE bit, the TE tten to.
							transfer is no When DMA transfer ha [Clearing c TCR = 0 (v		eing performed pted e 0 after TE is DMA transfer	or DMA
2.4.3 DMA Transfer Types	438	Table ar	mended							
able 12.8 Supported DMA								Destination	n	
Fransfers			Source			External Device with DACK	External Memory	Memory- Mapped External Device	On-Chip Peripheral Module	IL Memory
			External de	evice with D		Not available	Υ	Υ	Not available	Not available
			External m			Y Y	Y	Y	Y	Y
			device	apped exte						
			On-chip pe	eripheral mo		Not available	Υ	Υ	Υ	Υ
			IL memory			Not available	Υ	Υ	Y	Υ
		Legend	added							
		[Legend]							
		Y: Tra	ansfer is	enabled	ł					
12.4.3 DMA Transfer Types		Note am	nended							
Table 12.8 Supported DMA		Note am	nended							
Table 12.8 Supported DMA Fransfers			For o					-byte tran ongword (ailable only by
Table 12.8 Supported DMA Transfers (2) Bus Modes	441	Note :	For or register	rs which	n can	be acce	ssed in lo	ongword (units.	
Table 12.8 Supported DMA Transfers (2) Bus Modes	441	Note : Descript Inter	For or register ion amer	rs which nded node 16	, inte	be acce	ssed in lo	ongword	units. rmittent m	node 256
Table 12.8 Supported DMA Fransfers 2) Bus Modes	441	Descript • Inter In interm bus mas 32-byte gets the	For or register ion amer mittent moster when unit) is countries the sum of the steril was mass and the steril was made and the	rs which nded node 16 ode of c never a omplete	, inter ycle s unit o	rmittent is steal, the f transfe e next tr	mode 64, DMAC r r (byte, v	, and inter returns the vord, long	rmittent me bus ma word, 8-bus after	
Table 12.8 Supported DMA Fransfers (2) Bus Modes (a) Cycle-Steal Mode		Descript In interm bus mas 32-byte gets the in B\$\phi\$ co	For or register register mittent moster when unit) is country.	rs which nded node 16 ode of c never a omplete	, inter ycle s unit o	rmittent is steal, the f transfe e next tr	mode 64, DMAC r r (byte, v	, and inter returns the vord, long	rmittent me bus ma word, 8-bus after	node 256 stership to other byte, 16-byte, or that, the DMAC
Table 12.8 Supported DMA Transfers (2) Bus Modes (a) Cycle-Steal Mode (3) Relationship between Request Modes and Bus Modes	441	Descript Internation in Internation	For or register ion amer mittent moster when unit) is count.	rs which nded node 16 ode of c never a complete stership	, inter ycle s unit o	rmittent i steal, the f transfe e next tr other bu	mode 64 DMAC r r (byte, v ansfer re is master	, and inter returns the vord, long equest occ r after wai	rmittent me bus ma lword, 8-b curs after ting for 10	node 256 stership to other byte, 16-byte, or that, the DMAC
Table 12.8 Supported DMA Transfers (2) Bus Modes (a) Cycle-Steal Mode (3) Relationship between Request Modes and Bus Modes by DMA Transfer Category		Descript • Inter In interm bus mas 32-byte gets the in Bφ co Table ar Address Mode T Dual E	For or register ion amer mittent moster when unit) is count. mended ransfer Cate, xternal device	rs which nded node 16 ode of conever a omplete stership	, inter ycle s unit o e. If th from	rmittent i steal, the f transfe e next tr other bu	mode 64 DMAC r r (byte, v ansfer re is master	, and inter returns the vord, long equest occ r after wai	rmittent me bus ma lword, 8-b curs after ting for 10	node 256 stership to other byte, 16-byte, or that, the DMAC
Table 12.8 Supported DMA Transfers (2) Bus Modes (3) Cycle-Steal Mode (3) Relationship between Request Modes and Bus Modes by DMA Transfer Category Table 12.9 Relationship Detween Request Modes and Bus Modes by DMA Transfer		Descript In intermous mas 32-byte gets the in Bould are Mode To Dual Employees	For or register ion amer mittent moster when unit) is count.	rs which nded node 16 ode of c never a nomplete stership	, inter ycle s unit o e. If th from	rmittent isteal, the f transfe e next trother bu	mode 64 DMAC r r (byte, v ansfer re s master	, and inter returns the vord, long equest occ r after wai	rmittent me bus ma pword, 8-bcurs after ting for 10 Usable Channels 2 0, 1	node 256 stership to other byte, 16-byte, or that, the DMAC
Table 12.8 Supported DMA Transfers 2) Bus Modes a) Cycle-Steal Mode 3) Relationship between Request Modes and Bus Modes by DMA Transfer Category Table 12.9 Relationship between Request Modes and Bus Modes by DMA Transfer Category 12.4.7 DREQ Pin Sampling		Descript Intermous mass 32-byte gets the in Bound Tour and Tour a	For or register ion amer mittent moster when unit) is consumate unit. The mended ransfer Cate external device termory externa	rs which nded node 16 ode of conever a complete stership gory gory with DACK and device	, inter ycle s unit o e. If th from	rmittent isteal, the f transfe e next trother bu	mode 64 DMAC r r (byte, v ansfer re s master	, and interesturns the vord, long equest occur after wai	rmittent me bus ma pword, 8-bcurs after ting for 10 Usable Channels 2 0, 1	node 256 stership to other byte, 16-byte, or that, the DMAC
Table 12.8 Supported DMA Transfers (2) Bus Modes (a) Cycle-Steal Mode (3) Relationship between Request Modes and Bus Modes by DMA Transfer Category Table 12.9 Relationship between Request Modes and Bus Modes by DMA Transfer Category 12.4.7 DREQ Pin Sampling	443	Descript In interm bus mas 32-byte gets the in Boule are address Mode To Dual Emmode To Dual Emmode To Descript Figures	For or register ion amer mittent moster when unit) is compared by the moster when the moster when with the mended ransfer Category waternal device lemory with the moster in the moster waternal device lemory with the moster in the moster waternal device lemory waternal device lemory with the moster waternal device lemory waternal device lapped external device lapped	rs which and a mode of code of	, inter , inter yycle s unit o . If th from	rmittent isteal, the f transfe e next trother but remain external	mode 64 E DMAC r r (byte, v ansfer re is master uest Bus le Mode rnal B/C	returns the vord, long equest occur after wain 1/2/4/8/16/3	units. rmittent me bus ma laword, 8-bours after ting for 10 Usable Channels 2 0, 1	node 256 stership to other byte, 16-byte, or that, the DMAC
Table 12.8 Supported DMA Transfers (2) Bus Modes (a) Cycle-Steal Mode (3) Relationship between Request Modes and Bus Modes by DMA Transfer Category Table 12.9 Relationship between Request Modes and Bus Modes by DMA Transfer Category	443	Descript Intermous mas 32-byte gets the in Boule To Dual Emmode, report to the property of the	For or register ion amer mittent moster when unit) is consumate unit. The mended ransfer Cate external device lemory external device lapped external device lap	rs which and a mode of code of	interior int	rmittent in steal, the f transfe e next trother but ternal External Externa	mode 64 e DMAC r r (byte, v ansfer re is master uest Bus le Mode mal B/C mal B/C	and interpreturns the vord, long equest occur after wai 1/2/4/8/16/3 1/2/4/8/16/3	units. rmittent me bus ma gword, 8-bcurs after ting for 10 Usable Channels 2 0, 1 2 0, 1	node 256 stership to other byte, 16-byte, or that, the DMAC 6, 64, or 256 clo
Table 12.8 Supported DMA Transfers (2) Bus Modes (a) Cycle-Steal Mode (3) Relationship between Request Modes and Bus Modes by DMA Transfer Category Table 12.9 Relationship between Request Modes and Bus Modes by DMA Transfer Category 12.4.7 DREQ Pin Sampling	443	Descript In interm bus mas 32-byte gets the in Boule and Address Mode To Dual Emmode, response to the DREQ of CKO for This me	For or register ion amer mittent moster when unit) is consumment of the second of the	rs which and a mode 16 ode of conever a complete stership gory a with DACI and device device device device device desertion a conserving assertion device devi	interior int	rmittent in steal, the fitransference next trother but ternal External Exte	mode 64 DMAC r r (byte, v ansfer re is master uest Bus le Mode mal B/C mal B/C on) samp	returns the vord, long equest occ rafter wai 1/2/4/8/16/3 1/2/4/8/16/3 g of the DI pling take	units. rmittent me bus ma gword, 8-bcurs after iting for 10 Usable Channels 2 0, 1 2 0, 1 REQ inputs s place a	node 256 stership to other byte, 16-byte, or that, the DMAC 6, 64, or 256 clo

ltem	Page	Revision	(00.			, taiis j	
17.3.17 RTC Control Register	548	Table ame	ende	ed			
2 (RCR2)					Initial		
		<u> </u>	Bit	Bit Name PEF	Value 0	R/W R/W	Description Periodic Interrupt Flag (PRI)
		,		1 21	Ü	11/44	Indicates interrupt generation with the period designated by the PES[2:0] bits. When set to 1, PEF
							generates periodic interrupts.
							Interrupts not generated with the period designated by bits PES[2:0].
							[Clearing condition] When 0 is written to PEF
							1: Interrupts generated with the period designated by
							bits PES[2:0]. [Setting condition]
							When an interrupt is generated with the period designated by bits PES[2:0] or when 1 is written to the
		_	4- 4	DE0[0.0]		DAM	PEF flag
		6	to 4	PES[2:0]	000	R/W	Interrupt Enable Flags (PRI) These bits specify the periodic interrupt.
							000: No periodic interrupts generated 001: Periodic interrupt generated every 1/256 second
							010: Periodic interrupt generated every 1/64 second
							011: Periodic interrupt generated every 1/16 second 100: Periodic interrupt generated every 1/4 second
							101: Periodic interrupt generated every 1/2 second
							110: Periodic interrupt generated every 1 second111: Periodic interrupt generated every 2 seconds
		3		_	1	_	Reserved This bit is always read as 1. The write value should
							always be 1.
0.3.2 I ² C Bus Control	589	Table ame	nde	ed			
Register 2 (ICCR2)		-	Bit	Bit Name	Initial Value	DW	Description
		1		IICRST	0	R/W R/W	Description IIC Control Part Reset
							Resets the control part except for I ² C registers. If the device hangs because of a problem such as a
							communication failure during I ² C bus operation, bits BC2 to BC0 in the ICMR register of the IIC and the
							internal circuits of the IIC can be reset by setting the IICRST bit to 1.
0.3.5 I ² C Bus Status	595	Table ame	nde	ed			
Register (ICSR)					Initial		
		E 3	Bit	Bit Name STOP	Value 0	R/W	Description
		3		3106	U	R/W	Stop Condition Detection Flag [Clearing condition]
							 When 0 is written in STOP after reading STOP = 1 [Setting conditions]
							In master mode, when a stop condition is detected after frame transfer
							• In slave mode, when STOP condition is detected
		_					after the first byte slave address, next to detection of start condition, accords with the address set in SAF
0.6 Bit Synchronous Circuit	616	Figure rep	lace	ed			
igure 20.18 Bit Synchronous							
circuit Timing able 20.6 Time for	617	Table ame	ndo	vd.			
Monitoring SCL	017						
J		(-:	CKS3		CKS2		Time for Monitoring SCL*1 39 tpcyc*2
		_			1		87 tpcyc* ²
0.7.3 Notes on master	618	Newly add	led				
eceive mode							
0.7.4 Note on Setting CKBT in Master Receive Mode	618	Newly add	led				
20.7.5 Issuance of Stop Condition and Repeated Start Condition	618	Newly add	led				
21.5.2 Note on Interrupting	671	Newly add	led				



RENESAS TECHNICAL UPDATE TN-SH7-A792B/E

Item	Page	Revision (See Manual for Details)						
(3) Transmitting and Receiving	764	Description amended						
Data		Transmit data stop function						
(b) Serial Data Transmission		When the value of the SCATDSR register and the number of transmit data bytes match, transmit operation stops. Setting the TSIE bit (interrupt enable bit) allows the generation of an interrupt.						
23.5 Interrupt Sources and	781	Description amended						
DMAC		Activating the DMAC and transferring data can be performed by the transmit-FIFO-data-empty interrupt request . The DMAC transfer request is automatically cleared when the number of data bytes written to SCAFTDR by the DMAC is increased more than that of setting transmit triggers. The activation of DMAC and generation of an interrupt are not executed at the same time by the same source. To activate the DMAC, set the interrupt enable bit (TIE or RIE) corresponding to the generated interrupt source and the appropriate transfer enable bit (TDRQE or RDRQE) to 1.						
T-bl- 00 7 00 5 b-t	700							
Table 23.7 SCIFA Interrupt Sources	782	Table amended						
		Interrupt Source DMAC Activation Interrupt initiated by receive error (ER), break (BRK), data ready (DR), Not possible						
		or transmit data stop (TSF) Interrupt initiated by receive FIFO data full flag (RDF) or transmit FIFO Possible						
		data empty (TDFE)						
		Notes deleted						
23.6 Usage Notes	784	Newly added						
(5) Limitation on Simultaneous Transmission and Reception in Clock-Synchronous Mode								
26.3.2 A/D Control/Status Registers (ADCSR)	873	Table amended Initial Bit Bit Name Value R/W Description						
		11, 10 TRGE[1:0] 00 R/W Trigger Enable Enables or disables A/D conversion by external trigger input. 00: Disables A/D conversion by external trigger input 01: Reserved (setting prohibited) 10: Reserved (setting prohibited) 11: A/D conversion is started at the falling edge of A/D conversion trigger pin (ADTRG)						



Item **Page Revision (See Manual for Details)** 26.4.3 Scan Mode 880 Figure amended Figure 26.4 Example of A/D Waiting Waiting Waiting Converter Operation (Scan A/D conversion result 4 Mode, Channels AN0 to AN2 Selected) A/D VD conversion time Continuous A/D conversion conversion Waiting Set*1 Waiting Waiting Waiting Waiting Channel 3 (AN3) operating Channel 1 (AN1) Channel 2 (AN2) operating ADF Channel 0 (AN0) Power-On and 1068 33.2 Figure amended Power-Off Order VccQ, AVcc: 3.3 V power (1) Order of turning on 1.2 V VccQ, AVcc (min.) voltage power (V_{CC}, V_{CC}_PLL1, and Vcc, Vcc_PLL1, Vcc_PLL2: 1.2,V power Power V_{CC}_PLL2) and 3.3 V power Vcc, Vcc_PLL1, Vcc_PLL2 (min.) voltage $(V_{CC}Q, AV_{CC})$ --- Vcc/2 level voltage GND mCKO settling time t_{OSC} (10ms) State undefined time RESETP pin Pin state (Undefined state) (Defined state) 33.4 **AC Characteristics** 1074 Table amended Table 33.6 Maximum Symbol Min. Typ. Max. Item Unit Remarks Operating Frequencies MHz Operating CPU clock (I

) 24 266.7 266 MHz version frequency 200 MHz version 24 200 SH clock (Sø) 24 133.4 Bus clock (B₀) 24 66.7 Peripheral clock (Pa) 8 33.4 PLL circuit output 75 266.7 266 MHz version clock 75 200 200 MHz version