

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Renesas Technology Corp.

Product Category	MPU&MCU		Document No.	TN-SH7-A641A/E	Rev.	1.00
Title	SH7720 hardware manual revised to Rev.3.00		Information Category	Technical Notification		
Applicable Product	SH3-DSP SH7700 Series SH7720 Group	Lot No.	Reference Document	SH7720 Hardware Manual (REJ09B0033-0200 Rev.2.00) SH7720 Group, SH7721 Group Hardware Manual (REJ09B0033-0300 Rev.3.00)		
		All				

SH7720 Hardware Manual is revised from Rev.2.00 to Rev.3.00. SH7720 and SH7320 Group Hardware Manuals are merged into manual Rev.3.00, to which the SH7721 Group is newly added. All the pins in the SD host interface (SDHI) are added. Please refer to main revisions and additions in Rev.3.00 as shown in the following.

Item	Page	Revision (See Manual for Details)				
All		SH7720 and SH7320 Group Hardware Manuals are merged into this manual, to which the SH7721 Group is newly added.				
All		The pins in the SD host interface (SDHI) are added.				
Introduction	viii	Added				
Abbreviations		DES Data Encryption Standard				
		RSA Rivest Shamir Adleman				
		SSL Secure Socket Layer				
		SDHI SD Host Interface				
Section 1 Overview	5	Deleted				
Table 1.1 SH7720/SH7721 Features		<table border="1"> <thead> <tr> <th>Item</th> <th>Features</th> </tr> </thead> <tbody> <tr> <td>Serial I/O with FIFO (SIOF0, SIOF1)</td> <td> <ul style="list-style-type: none"> Internal 64-byte transmit/receive FIFO Supports 8-/16-/16-bit stereo sound input/output Sampling rate clock input selectable from Pϕ and external pin Internal prescaler for Pϕ SPI mode Provides continuous full duplex communication with SPI slave device in fixed master mode. Transmit/receive data length of fixed 8-bit With interrupt request and DMAC request </td> </tr> </tbody> </table>	Item	Features	Serial I/O with FIFO (SIOF0, SIOF1)	<ul style="list-style-type: none"> Internal 64-byte transmit/receive FIFO Supports 8-/16-/16-bit stereo sound input/output Sampling rate clock input selectable from Pϕ and external pin Internal prescaler for Pϕ SPI mode Provides continuous full duplex communication with SPI slave device in fixed master mode. Transmit/receive data length of fixed 8-bit With interrupt request and DMAC request
	Item	Features				
Serial I/O with FIFO (SIOF0, SIOF1)	<ul style="list-style-type: none"> Internal 64-byte transmit/receive FIFO Supports 8-/16-/16-bit stereo sound input/output Sampling rate clock input selectable from Pϕ and external pin Internal prescaler for Pϕ SPI mode Provides continuous full duplex communication with SPI slave device in fixed master mode. Transmit/receive data length of fixed 8-bit With interrupt request and DMAC request 					

Item	Page	Revision (See Manual for Details)														
Table 1.1 SH7720/SH7721 Features	6, 7	Amended														
		<table border="1"> <thead> <tr> <th>Item</th> <th>Features</th> </tr> </thead> <tbody> <tr> <td>PC card controller (PCC)</td> <td> <ul style="list-style-type: none"> Complies with the PCMCIA Rev.2.1/JEIDA Version 4.2 Supports the IC memory card interface and I/O card interface </td> </tr> <tr> <td>A/D converter (ADC)</td> <td> <ul style="list-style-type: none"> 10 bits ± 4 LSB, four channels Conversion time: 15 μs Input range: 0 to AV_{CC} (max. 3.6 V) </td> </tr> <tr> <td>SD host interface (SDHI)</td> <td>Added</td> </tr> <tr> <td>Note: Only for models with the SDHI</td> <td></td> </tr> <tr> <td>SSL accelerator (SSL)</td> <td> <ul style="list-style-type: none"> RSA encryption Supported operations: addition, subtraction, multiplication, power operation </td> </tr> <tr> <td>Note: SH7720 group only</td> <td>DES and Triple-DES encryption/decryption</td> </tr> </tbody> </table>	Item	Features	PC card controller (PCC)	<ul style="list-style-type: none"> Complies with the PCMCIA Rev.2.1/JEIDA Version 4.2 Supports the IC memory card interface and I/O card interface 	A/D converter (ADC)	<ul style="list-style-type: none"> 10 bits ± 4 LSB, four channels Conversion time: 15 μs Input range: 0 to AV_{CC} (max. 3.6 V) 	SD host interface (SDHI)	Added	Note: Only for models with the SDHI		SSL accelerator (SSL)	<ul style="list-style-type: none"> RSA encryption Supported operations: addition, subtraction, multiplication, power operation 	Note: SH7720 group only	DES and Triple-DES encryption/decryption
Item	Features															
PC card controller (PCC)	<ul style="list-style-type: none"> Complies with the PCMCIA Rev.2.1/JEIDA Version 4.2 Supports the IC memory card interface and I/O card interface 															
A/D converter (ADC)	<ul style="list-style-type: none"> 10 bits ± 4 LSB, four channels Conversion time: 15 μs Input range: 0 to AV_{CC} (max. 3.6 V) 															
SD host interface (SDHI)	Added															
Note: Only for models with the SDHI																
SSL accelerator (SSL)	<ul style="list-style-type: none"> RSA encryption Supported operations: addition, subtraction, multiplication, power operation 															
Note: SH7720 group only	DES and Triple-DES encryption/decryption															
Table 1.2 Product Lineup (SH7720 Group)	8, 9	Replaced and table numbers assigned														
Table 1.3 Product Lineup (SH7721 Group)																
1.2 Block Diagram Figure 1.1 Block Diagram	10	SDHI and its related pins added; bridges and clocks deleted.														

Item	Page	Revision (See Manual for Details)
1.3 Pin Assignments	11	Amended
1.3.1 Pin Assignments		K17 → SCIF0_TxD/IrTX/PTT2
Figure 1.2 Pin Assignments (PLBG0256GA-A (BP-256H/HV))		L17 → SCIF0_RxD/IrRX/PTT1
Figure 1.3 Pin Assignments (PLBG0256KA-A (BP-256C/CV))	12	Amended
		L20→SCIF0_TxD/IrTX/PTT2
		L21→SCIF0_RxD/IrRX/PTT1
		K1→VssQ1
		L1→VccQ1
		U5→D5
Table 1.4 List of Pin Assignments	24	Amended


Pin No. (PLBG0256 GA-A)	Pin No. (PLBG0256 KA-A)	Pin Name	Function
U16	V15	DACK0/ PINT1/ PTM4	DMA transfer request reception/ port interrupt/ general-purpose port
Y12	Y11	CS0	Chip select
Y13	Y12	RD	Read strobe
Y14	Y13	VssQ1	I/O power supply (0 V)
Y18	AA17	DACK1/ PTM5	DMA transfer request reception/ general-purpose port

Item	Page	Revision (See Manual for Details)																																						
1.3.2 Pin Functions	26,	Amended																																						
Table 1.5 SH7720/SH7721 Pin Functions	29, 32	<table border="1"> <thead> <tr> <th>Classification</th> <th>Symbol</th> <th>Name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td rowspan="2">Clock</td> <td>XTAL</td> <td>Crystal</td> <td>For connection to a crystal resonator.</td> </tr> <tr> <td>CKIO</td> <td>System clock</td> <td>Used as a pin to input external clock or output clock.</td> </tr> <tr> <td rowspan="2">Direct memory access controller (DMAC)</td> <td>DREQ0, DREQ1</td> <td>DMA-transfer request</td> <td>Input pins for external requests for DMA transfer</td> </tr> <tr> <td>DACK0, DACK1</td> <td>DMA transfer request reception</td> <td>Indicates the acceptance of DMA transfer requests to external devices.</td> </tr> <tr> <td rowspan="4">Serial I/O with FIFO (SIOF)</td> <td>SIOF0_SYN C, SIOF1_SYN C</td> <td>SIOF frame sync</td> <td>SIOF frame synchronization signals</td> </tr> <tr> <td>SIOF0_TxD, SIOF1_TxD</td> <td>SIOF transmit data</td> <td>SIOF transmit data pin</td> </tr> <tr> <td>SIOF0_RxD, SIOF1_RxD</td> <td>SIOF receive data</td> <td>SIOF receive data pin</td> </tr> <tr> <td>AN3 to AN0</td> <td></td> <td>Analog input pin</td> </tr> <tr> <td rowspan="2">A/D converter (ADC)</td> <td>AVcc</td> <td></td> <td>Power supply pin for the A/D or D/A converter. When the A/D or D/A converter is not in use, connect this pin to input/output power supply (VccQ).</td> </tr> <tr> <td>AVss</td> <td></td> <td>Ground pin for the A/D or D/A converter. Connect this pin to input/output power supply (VssQ).</td> </tr> </tbody> </table>	Classification	Symbol	Name	Function	Clock	XTAL	Crystal	For connection to a crystal resonator.	CKIO	System clock	Used as a pin to input external clock or output clock.	Direct memory access controller (DMAC)	DREQ0, DREQ1	DMA-transfer request	Input pins for external requests for DMA transfer	DACK0, DACK1	DMA transfer request reception	Indicates the acceptance of DMA transfer requests to external devices.	Serial I/O with FIFO (SIOF)	SIOF0_SYN C, SIOF1_SYN C	SIOF frame sync	SIOF frame synchronization signals	SIOF0_TxD, SIOF1_TxD	SIOF transmit data	SIOF transmit data pin	SIOF0_RxD, SIOF1_RxD	SIOF receive data	SIOF receive data pin	AN3 to AN0		Analog input pin	A/D converter (ADC)	AVcc		Power supply pin for the A/D or D/A converter. When the A/D or D/A converter is not in use, connect this pin to input/output power supply (VccQ).	AVss		Ground pin for the A/D or D/A converter. Connect this pin to input/output power supply (VssQ).
Classification	Symbol	Name	Function																																					
Clock	XTAL	Crystal	For connection to a crystal resonator.																																					
	CKIO	System clock	Used as a pin to input external clock or output clock.																																					
Direct memory access controller (DMAC)	DREQ0, DREQ1	DMA-transfer request	Input pins for external requests for DMA transfer																																					
	DACK0, DACK1	DMA transfer request reception	Indicates the acceptance of DMA transfer requests to external devices.																																					
Serial I/O with FIFO (SIOF)	SIOF0_SYN C, SIOF1_SYN C	SIOF frame sync	SIOF frame synchronization signals																																					
	SIOF0_TxD, SIOF1_TxD	SIOF transmit data	SIOF transmit data pin																																					
	SIOF0_RxD, SIOF1_RxD	SIOF receive data	SIOF receive data pin																																					
	AN3 to AN0		Analog input pin																																					
A/D converter (ADC)	AVcc		Power supply pin for the A/D or D/A converter. When the A/D or D/A converter is not in use, connect this pin to input/output power supply (VccQ).																																					
	AVss		Ground pin for the A/D or D/A converter. Connect this pin to input/output power supply (VssQ).																																					
1.3.2 Pin Functions	35	Notes added 6. SDHI associated pins support only for the models including the SDHI.																																						
Section 2 CPU	37	Deleted																																						
2.1 Processing States and Processing Modes		In manual reset, the register contents of a part of the LSI on-chip modules, such as the bus state controller (BSC), are retained.																																						
2.1.1 Processing States																																								
(1) Reset State																																								

Item **Page** **Revision (See Manual for Details)**

Section 8 Interrupt Controller (INTC) 244 Changed

Figure 8.1 Block Diagram of INTC



8.2 Input/Output Pins 245 Amended

Table 8.1 Pin Configuration

Name	Abbreviation	I/O	Description
Bus request signal pin	IRQOUT	Out-p ut	Bus request signal for an interrupt

Section 8 Interrupt Controller (INTC) 246 Deleted

~~Interrupt request register 10 (IRR10)~~

8.3 Register Descriptions

Item	Page	Revision (See Manual for Details)																
8.3.1 Interrupt Priority Registers A to J (IPRA to IPRJ) Table 8.2 Interrupt Sources and IPRA to IPRJ	248	Amended																
		<table border="1"> <thead> <tr> <th>Register</th> <th>Bits 15 to 12</th> <th>Bits 7 to 4</th> <th>Bits 3 to 0</th> </tr> </thead> <tbody> <tr> <td>IPRD</td> <td>Reserved*</td> <td>IRQ5</td> <td>IRQ4</td> </tr> <tr> <td>IPRG</td> <td>SCIF0</td> <td>Reserved*</td> <td>Reserved*</td> </tr> <tr> <td>IPRJ</td> <td>Reserved*</td> <td>SDHI</td> <td>AFEIF</td> </tr> </tbody> </table>	Register	Bits 15 to 12	Bits 7 to 4	Bits 3 to 0	IPRD	Reserved*	IRQ5	IRQ4	IPRG	SCIF0	Reserved*	Reserved*	IPRJ	Reserved*	SDHI	AFEIF
Register	Bits 15 to 12	Bits 7 to 4	Bits 3 to 0															
IPRD	Reserved*	IRQ5	IRQ4															
IPRG	SCIF0	Reserved*	Reserved*															
IPRJ	Reserved*	SDHI	AFEIF															
		Note: * Reserved. Always read as 0. The write value should always be 0. The SSL and SDHI -related bits are effective only for the models that include them. Reserved bits apply if they are not included.																

8.3.4 Interrupt Request Register 0 (IRR0)	252	Changed										
		IRR0 is an 8-bit register that indicates interrupt requests from the TMU and IRQ0 to IRQ5.										
		<table border="1"> <thead> <tr> <th>Bit</th> <th>Bit Name</th> <th>Initial Value</th> <th>R/W</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>7</td> <td>—</td> <td>0</td> <td>R</td> <td>Reserved This bit is always read as 0. The write value should always be 0.</td> </tr> </tbody> </table>	Bit	Bit Name	Initial Value	R/W	Description	7	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.
Bit	Bit Name	Initial Value	R/W	Description								
7	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.								

8.3.5 Interrupt Request Register 1 (IRR1)	253	Deleted
		IRR1 is an 8-bit register that indicates whether interrupt requests from the DMAC and LCDC are generated.

8.3.6 Interrupt Request Register 2 (IRR2)	254	Changed
		IRR2 is an 8-bit register that indicates whether interrupt requests from the SSL and LCDC are generated. This register is initialized to H'00 by a power-on reset or manual reset, but is not initialized in standby mode.
		Note: On the models not having the SSL, the SSL-related bits are reserved. The write value should always be 0.

Added

Bit	Bit Name	Description
4	SSLIR	SSL Interrupt Request
		...
		Note: On the models not having the SSL, this bit is reserved and always read as 0. The write value should always be 0.

Item	Page	Revision (See Manual for Details)						
8.3.12 Interrupt Request Register 8 (IRR8)	261	<p>Changed</p> <p>IRR8 is an 8-bit register that indicates whether interrupt requests from the SDHI, MMC, and AFEIF are generated. This register is initialized to H'00 by a power-on reset or manual reset, but is not initialized in standby mode.</p> <p>Note: On the models not having the SDHI, the SDHI-related bits are reserved. The write value should always be 0.</p> <hr/> <p>Changed and a note added.</p> <table border="1"> <thead> <tr> <th>Bit</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>SDIR</td> <td> <p>SDI Interrupt Request</p> <p>Indicates whether the SDI (SDHI) interrupt request is generated.</p> <p>0: SDI interrupt request is not generated</p> <p>1: SDI interrupt request is generated</p> <p>Note: On the models not having the SDHI, this bit is reserved and always read as 0. The write value should always be 0.</p> </td> </tr> </tbody> </table>	Bit	Name	Description	0	SDIR	<p>SDI Interrupt Request</p> <p>Indicates whether the SDI (SDHI) interrupt request is generated.</p> <p>0: SDI interrupt request is not generated</p> <p>1: SDI interrupt request is generated</p> <p>Note: On the models not having the SDHI, this bit is reserved and always read as 0. The write value should always be 0.</p>
Bit	Name	Description						
0	SDIR	<p>SDI Interrupt Request</p> <p>Indicates whether the SDI (SDHI) interrupt request is generated.</p> <p>0: SDI interrupt request is not generated</p> <p>1: SDI interrupt request is generated</p> <p>Note: On the models not having the SDHI, this bit is reserved and always read as 0. The write value should always be 0.</p>						
8.3.13 Interrupt Request Register 9 (IRR9)	262	<p>Amended</p> <p>IRR9 is an 8-bit register that indicates whether interrupt requests from the PCC, USBH, USBF, and CMT are generated. This register is initialized to H'00 by a power-on reset or manual reset, but is not initialized in standby mode.</p>						
8.4.3 IRL interrupts	267	<p>Deleted</p> <p>IRL interrupts are included with noise canceller function and detected when the sampled levels of each peripheral module clock keep same value for 2 cycles. This prevents sampling error level in IRL pin changing. In standby mode, noise canceller is handled by the RTC clock because the peripheral module clocks are halted. Therefore, when RTC is not used, recovering to standby by IRL interrupts cannot be executed in standby mode.</p>						

Item	Page	Revision (See Manual for Details)
8.4.4 PINT Interrupts	268	Added

While an RTC clock is supplied, recovery from a standby state on a PINT interrupt is possible if the interrupt level is higher than that set in the I3 to I0 bits of the SR register.

8.4.6 Interrupt Exception Handling and Priority	270	Amended
---	-----	---------

Table 8.3 Interrupt Exception Handling Sources and Priority (IRQ Mode)

Interrupt Source	Interrupt Code	Interrupt Priority (Initial Value)	IPR (Bit Numbers)	Priority within IPR Setting Unit	Default Priority
USB	USBHI	H'A60 ^{*3}	0 to 15 (0)	IPRJ	—
H			(11 to 8)		
DMA	DEI4	H'B80 ^{*3}	0 to 15 (0)	IPRF	High
C (2)			(11 to 8)		
	DEI5	H'BA0 ^{*3}			Low
TMU	TMU_SUNI	H'6C0	0 to 15 (0)	IPRD	—
			(11 to 8)		
—	—	—	—	—	—

Item	Page Revision (See Manual for Details)					
Table 8.4 Interrupt Exception Handling Sources and Priority (IRL Mode)	272	Changed				
Interrupt Source	Interrupt Code	Interrupt Priority (Initial Value)	IPR (Bit Numbers)	Priority within IPR Setting Unit	Default Priority	

NMI						

H-UDI						
IRL	IRL3 to IRL0-B'0000	H'200 ⁺³	15	---	---	↑
	IRL3 to IRL0-B'0001	H'220 ⁺³	14	---	---	
	IRL3 to IRL0-B'0010	H'240 ⁺³	13	---	---	
	IRL3 to IRL0-B'0011	H'260 ⁺³	12	---	---	
	IRL3 to IRL0-B'0100	H'280 ⁺³	11	---	---	
	IRL3 to IRL0-B'0101	H'2A0 ⁺³	10	---	---	
	IRL3 to IRL0-B'0110	H'2C0 ⁺³	9	---	---	
	IRL3 to IRL0-B'0111	H'2E0 ⁺³	8	---	---	
	IRL3 to IRL0-B'1000	H'300 ⁺³	7	---	---	
	IRL3 to IRL0-B'1001	H'320 ⁺³	6	---	---	
	IRL3 to IRL0-B'1010	H'340 ⁺³	5	---	---	
	IRL3 to IRL0-B'1011	H'360 ⁺³	4	---	---	
	IRL3 to IRL0-B'1100	H'380 ⁺³	3	---	---	
	IRL3 to IRL0-B'1101	H'3A0 ⁺³	2	---	---	
	IRL3 to IRL0-B'1110	H'3C0 ⁺³	1	---	---	
TMU	TMU_SUNI	H'6C0	0 to 15 (0)	IPRD (11 to 8)	---	↓

Item	Page	Revision (See Manual for Details)															
Section 9 Bus State Controller (BSC)	283, 284	Amended															
9.2 Input/Output Pins																	
Table 9.1 Pin Configuration																	
		<table border="1"> <thead> <tr> <th>Name</th> <th>I/O</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>RD/WR</td> <td>O</td> <td>Read/write signal Connects to \overline{WE} pins when SDRAM or byte-selection SRAM is connected.</td> </tr> <tr> <td>\overline{RD}</td> <td>O</td> <td>Read strobe (read data output enable signal) A strobe signal to indicate the memory read cycle when the PCMCIA is used.</td> </tr> <tr> <td>WAIT</td> <td>I</td> <td>External wait input (sampled at the falling edge of CKIO)</td> </tr> <tr> <td>REFOUT</td> <td>O</td> <td>Bus mastership request signal for refreshing</td> </tr> </tbody> </table>	Name	I/O	Function	RD/WR	O	Read/write signal Connects to \overline{WE} pins when SDRAM or byte-selection SRAM is connected.	\overline{RD}	O	Read strobe (read data output enable signal) A strobe signal to indicate the memory read cycle when the PCMCIA is used.	WAIT	I	External wait input (sampled at the falling edge of CKIO)	REFOUT	O	Bus mastership request signal for refreshing
Name	I/O	Function															
RD/WR	O	Read/write signal Connects to \overline{WE} pins when SDRAM or byte-selection SRAM is connected.															
\overline{RD}	O	Read strobe (read data output enable signal) A strobe signal to indicate the memory read cycle when the PCMCIA is used.															
WAIT	I	External wait input (sampled at the falling edge of CKIO)															
REFOUT	O	Bus mastership request signal for refreshing															
9.3.2 Shadow Area	285	Changed The BSC decodes A28 to A25 of the physical address and generates chip select signals that correspond to areas 0, 2 to 4, 5A, 5B, 6A, and 6B.															
9.4.1 Common Control Register (CMNCR)	291	Amended															
		<table border="1"> <thead> <tr> <th>Bit</th> <th>Name</th> <th>Initial Value</th> <th>R/W</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>31 to 16</td> <td>—</td> <td>All 0</td> <td>R</td> <td>Reserved These bits are always read as 0. The write value should always be 0.</td> </tr> <tr> <td>15</td> <td>—</td> <td>0</td> <td>R</td> <td>Reserved This bit is always read as 0. The write value should always be 0.</td> </tr> </tbody> </table>	Bit	Name	Initial Value	R/W	Description	31 to 16	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.	15	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.
Bit	Name	Initial Value	R/W	Description													
31 to 16	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.													
15	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.													

Item	Page	Revision (See Manual for Details)
9.4.2 CSn Space Bus Control Register (CSnBCR)	294	Changed
	Bit	Bit Name Description
	30	IWW2 Idle Cycles between Write-Read Cycles and Write-Write Cycles
	29	IWW1 ...
	28	IWW0 ...
		000: No idle cycle
9.4.3 CSn Space Wait Control Register (CSnWCR)		Added
(1) Normal Space, Byte-Selection SRAM	Bit	R/W Description
CS0WCR, CS6BWCR	10	R/W ...
CS2WCR, CS3WCR	9	R/W Specify the number of wait cycles that are necessary for read or write access.
CS4WCR	8	R/W ...
CS5AWCR	7	R/W ...
CS5BWCR		
CS6AWCR		
CS4WCR		Added
CS5AWCR	Bit	Bit Name Description
CS5BWCR	18	R/W ...
	17	R/W Specify the number of cycles that are necessary for write access.
	16	R/W ...
		000: The same cycles as WR3 to WR0 setting (read or write access wait)

Item	Page	Revision (See Manual for Details)														
9.4.4 SDRAM Control Register (SDCR)	326	Amended														
<table border="1"> <thead> <tr> <th colspan="2">Bit</th> <th rowspan="2">R/W</th> <th rowspan="2">Description</th> </tr> <tr> <th>Bit</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>12</td> <td></td> <td>R</td> <td>Reserved This bit is always read as 0. The write value should always be 0.</td> </tr> <tr> <td>11</td> <td>RFSH</td> <td>R/W</td> <td>Refresh Control Specifies whether or not the refresh operation of the SDRAM is performed. 0: No refresh 1: Refresh</td> </tr> </tbody> </table>			Bit		R/W	Description	Bit	Name	12		R	Reserved This bit is always read as 0. The write value should always be 0.	11	RFSH	R/W	Refresh Control Specifies whether or not the refresh operation of the SDRAM is performed. 0: No refresh 1: Refresh
Bit		R/W	Description													
Bit	Name															
12		R	Reserved This bit is always read as 0. The write value should always be 0.													
11	RFSH	R/W	Refresh Control Specifies whether or not the refresh operation of the SDRAM is performed. 0: No refresh 1: Refresh													

9.5.5 SDRAM Interface (10) Low-Frequency Mode Deleted

9.5.7 Byte-Selection SRAM Interface 390 Changed

Figure 9.34 Wait Timing for Byte-Selection SRAM (BAS = 1) (Software Wait Only)





Figure 9.36 Example of Connection with 16-Bit Data-Width Byte-Selection SRAM 391 Changed



9.5.8 PCMCIA Interface (1) Basic Timing for Memory Card Interface 395 Changed

If all 32 Mbytes of the memory space are used as an IC memory card interface, the REG signal that switches between the common memory and attribute memory can be generated by an I/O port.

Item	Page	Revision (See Manual for Details)		
Section 10 Direct Memory Access Controller (DMAC)	409	Changed		
10.2 Input/Output Pins				
Table 10.1 Pin Configuration				
	Channel	Name	Pin Name	I/O
	0	DMA transfer request	$\overline{\text{DREQ0}}$	Input
		DMA transfer request reception	$\overline{\text{DACK0}}$	Output
		DMA transfer end	$\overline{\text{TEND0}}$	Output
	1	DMA transfer request	$\overline{\text{DREQ1}}$	Input
		DMA transfer request reception	$\overline{\text{DACK1}}$	Output
		DMA transfer end	$\overline{\text{TEND1}}$	Output
Section 10 Direct Memory Access Controller (DMAC)	428	Added		
10.4.2 DMA Transfer Requests (3)	Transfer request signals comprise the transmit data empty transfer request and receive data full transfer request from the ADC set by CHCR0 to CHCR5 and the SCIF0, SCIF1, MMC, USBF, SIM, SIOF0, SIOF1, and SDHI set by DMARS0/1/2,.... These conditions also apply to the SIOF1, MMC, USBF, SIM, SIOF0, SIOF1, and SDHI.....		
Table 10.18 Example of BSC Ordinary Memory Access (No Wait, Idle Cycle 1, Longword Access to 16-Bit Device)	447	Amended		
		<p>Note: The DACK is asserted for the last transfer unit of the DMA transfer. When the transfer unit is divided into several bus cycles and the CS# is negated between bus cycles, the DACK is also divided.</p>		
10.5 Usage Notes	448	Section 10.5.2 added		
10.5.2 Notes on the Cases When DACK is Divided				

Item	Page	Revision (See Manual for Details)						
Section 11 Clock Pulse Generator (CPG) 11.1 Features	453	Deleted <ul style="list-style-type: none"> Clocks for specific modules generated: In addition to I_φ, P_φ, and B_φ, two other clocks, USBH/USBF clock (U_φ), can be generated for specific modules. U_φ is a clock input from an external pin. 						
Table 11.1 Pin Configuration	457	Amended Note: To prevent device malfunction, the value of the mode control pin is sampled only upon a power-on reset.						
11.3 Clock Operating Modes	458	Changed Mode 0: The frequency of CKIO ranges from 24.00 to 66.67 MHz, because the input clock frequency ranges from 24.00 to 66.67 MHz.						
Section 11 Clock Pulse Generator (CPG) 11.4.1 Frequency Control Register (FRQCR)	461	Changed ...FRQCR is initialized by a power-on reset, but not initialized by a power-on reset at the WDT overflow. FRQCR retains its value in a manual reset and in standby mode.						
	461	Deleted						
		<table border="1"> <thead> <tr> <th>Bit</th> <th>Bit Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>15</td> <td>PLL2EN</td> <td>PLL2 Enable PLL2EN specifies whether make the PLL circuit 2 ON in clock operating mode 7. When the PLL circuit 2 is necessary to output the USBH/USBF clock, PLL2EN makes the circuit ON. The PLL circuit 2 is ON in non-clock operating mode 7 regardless of the PLL2EN setting. 0: PLL circuit 2 is OFF 1: PLL circuit 2 is ON </td> </tr> </tbody> </table>	Bit	Bit Name	Description	15	PLL2EN	PLL2 Enable PLL2EN specifies whether make the PLL circuit 2 ON in clock operating mode 7. When the PLL circuit 2 is necessary to output the USBH/USBF clock, PLL2EN makes the circuit ON. The PLL circuit 2 is ON in non-clock operating mode 7 regardless of the PLL2EN setting. 0: PLL circuit 2 is OFF 1: PLL circuit 2 is ON
Bit	Bit Name	Description						
15	PLL2EN	PLL2 Enable PLL2EN specifies whether make the PLL circuit 2 ON in clock operating mode 7. When the PLL circuit 2 is necessary to output the USBH/USBF clock, PLL2EN makes the circuit ON. The PLL circuit 2 is ON in non-clock operating mode 7 regardless of the PLL2EN setting. 0: PLL circuit 2 is OFF 1: PLL circuit 2 is ON						

Item	Page	Revision (See Manual for Details)
11.4.2 USBH/USBF Clock Control Register (UCLKCR)	464	Changed
	Bit	Bit Name Description
	7	USSCS2 : Source Clock Select
	6	USSCS1 : These bits select the source clock.
	5	USSCS0 : 000: Clock stopped : 001: Setting prohibited : 010: Setting prohibited : 011: Initial value : (To run the USBH/USB, however, change the setting to "110: EXTAL_USB" or "111: USB crystal resonator".) : 100: Setting prohibited : 101: Setting prohibited : 110: EXTAL_USB : 111: USB crystal resonator

11.6 Usage Notes	466	Notes 4 and 5 added.
------------------	-----	----------------------

Section 13 Power-Down Modes	478	Changed
-----------------------------	-----	---------

13.1 Features

Table 13.1 States of Power-Down Modes

Mode	Transition Conditions	Canceling Procedure
Software Standby mode	Execute SLEEP instruction with STBY bit in STBCR set to 1	Interrupt (NMI, IRQ (edge detection), RTC, TMU, PINT) Reset

13.2 Input/Output Pins	479	Changed
------------------------	-----	---------

Table 13.2 Pin Configuration


Pin Name	Abbreviation	I/O
Status 1 output	STATUS1	Output
Status 0 output	STATUS0	
Chip active	CA	Input

Item	Page	Revision (See Manual for Details)												
13.3.5 Standby Control Register 5 (STBCR5)	486	Amended and notes added												
		<table border="1"> <thead> <tr> <th>Bit</th> <th>Bit Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>7</td> <td>—</td> <td>Reserved This bit is always read as 0. The write value should always be 0.</td> </tr> <tr> <td>6</td> <td>MSTP56</td> <td>Module Stop Bit 56 When the MSTP56 bit is set to 1, the supply of the clock to the SDHI is halted. 0: Clock supply to SDHI halted 1: SDHI operates Note: On the models not having the SDHI, this bit is reserved and is always read as 0. The write value should always be 0.</td> </tr> <tr> <td>2</td> <td>MSTP52</td> <td>Module Stop Bit 52 When the MSTP52 bit is set to 1, the supply of the clock to the SSL is halted. 0: SSL operates 1: Clock supply to SSL halted Note: On the models not having the SSL, this bit is reserved. The write value should always be 1.</td> </tr> </tbody> </table>	Bit	Bit Name	Description	7	—	Reserved This bit is always read as 0. The write value should always be 0.	6	MSTP56	Module Stop Bit 56 When the MSTP56 bit is set to 1, the supply of the clock to the SDHI is halted. 0: Clock supply to SDHI halted 1: SDHI operates Note: On the models not having the SDHI, this bit is reserved and is always read as 0. The write value should always be 0.	2	MSTP52	Module Stop Bit 52 When the MSTP52 bit is set to 1, the supply of the clock to the SSL is halted. 0: SSL operates 1: Clock supply to SSL halted Note: On the models not having the SSL, this bit is reserved. The write value should always be 1.
Bit	Bit Name	Description												
7	—	Reserved This bit is always read as 0. The write value should always be 0.												
6	MSTP56	Module Stop Bit 56 When the MSTP56 bit is set to 1, the supply of the clock to the SDHI is halted. 0: Clock supply to SDHI halted 1: SDHI operates Note: On the models not having the SDHI, this bit is reserved and is always read as 0. The write value should always be 0.												
2	MSTP52	Module Stop Bit 52 When the MSTP52 bit is set to 1, the supply of the clock to the SSL is halted. 0: SSL operates 1: Clock supply to SSL halted Note: On the models not having the SSL, this bit is reserved. The write value should always be 1.												
13.5 Software Standby Mode	489,	Changed												
13.5.2 Canceling Software Standby Mode	490	<p>Software standby mode is canceled by interrupts (NMI, IRQ (edge detection), RTC, TMU, and PINT) or a reset.</p> <p>(1) Canceling with Interrupt</p> <p>The on-chip WDT can be used for hot starts. When the chip detects an NMI, IRQ (edge detection)*¹, RTC*¹, TMU*¹, or PINT*¹ interrupt,...</p> <p>Notes: 1. Only when the RTC is used, software standby mode can be canceled by IRQ (edge detection), RTC, TMU, or PINT interrupt.</p>												

Item	Page	Revision (See Manual for Details)
13.8 Hardware Standby Mode	496	Deleted
13.8.1 Transition to Hardware Standby Mode		After entering software standby mode by the SLEEP instruction, this LSI enters hardware standby mode by driving the CA pin low.

Section 13 Power-Down Modes	498	Amended
-----------------------------	-----	---------

Figure 13.12 Timing When Power of Pins other than VCC_RTC and VCCQ_RTC is Off



Section 15 16-Bit Timer Pulse Unit (TPU)	514	Changed
--	-----	---------

15.2 Input/Output Pins
Table 15.2 TPU Pin Configurations

Channel	Name	Pin Name	I/O
0	TPU compare match output 0	TPU_TO0	Output
1	TPU compare match output 1	TPU_TO1	Output
2	TPU compare match output 2A	TPU_TO2	Output
	TPU clock input 2A	TPU_TI2A	Input
	TPU clock input 2B	TPU_TI2B	Input
3	TPU compare match output 3A	TPU_TO3	Output
	TPU clock input 3A	TPU_TI3A	Input
	TPU clock input 3B	TPU_TI3B	Input

Section 15 16-Bit Timer Pulse Unit (TPU)	536	Amended
--	-----	---------

15.4.4 PWM Modes

Conditions of duty 0% and 100% are shown below.

- Duty 0%: The set value of the duty register (TGRA) is TGRB + 1 for the period register(TGRB).
- Duty 100%: The set value of the duty register (TGRA) is 0.


Item	Page	Revision (See Manual for Details)																		
Section 18 Serial Communication Interface with FIFO (SCIF) Table 18.1 Pin configuration	588	Changed																		
		<table border="1"> <thead> <tr> <th>Channel</th> <th>Pin Name</th> <th>Abbreviation</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>SCIF0_SCK</td> <td>SCK</td> </tr> <tr> <td></td> <td>SCIF0_RxD</td> <td>RxD</td> </tr> <tr> <td></td> <td>SCIF0_TxD</td> <td>TxD</td> </tr> <tr> <td></td> <td>SCIF0_CTS</td> <td>CTS*²</td> </tr> <tr> <td></td> <td>SCIF0_RTS</td> <td>RTS*²</td> </tr> </tbody> </table>	Channel	Pin Name	Abbreviation	0	SCIF0_SCK	SCK		SCIF0_RxD	RxD		SCIF0_TxD	TxD		SCIF0_CTS	CTS* ²		SCIF0_RTS	RTS* ²
Channel	Pin Name	Abbreviation																		
0	SCIF0_SCK	SCK																		
	SCIF0_RxD	RxD																		
	SCIF0_TxD	TxD																		
	SCIF0_CTS	CTS* ²																		
	SCIF0_RTS	RTS* ²																		
18.5 Interrupt Sources and DMAC	635	Changed																		
		Set the interrupt enable bits (TIE, RIE) that correspond to the interrupt sources used for activation of the DMAC. Clear the other interrupt enable bits (TSIE, ERIE, BRIE, and DRIE) to 0.																		
Section 19 Infrared Data Association Module (IrDA) 19.2 Input/Output Pins Table 19.1 Pin Configuration	640	Changed																		
		<table border="1"> <thead> <tr> <th>Name</th> <th>Pin Name</th> <th>Abbreviation</th> </tr> </thead> <tbody> <tr> <td>IrDA receive data</td> <td>IrRX</td> <td>IrRx</td> </tr> <tr> <td>IrDA transmit data</td> <td>IrTX</td> <td>IrTx</td> </tr> </tbody> </table>	Name	Pin Name	Abbreviation	IrDA receive data	IrRX	IrRx	IrDA transmit data	IrTX	IrTx									
Name	Pin Name	Abbreviation																		
IrDA receive data	IrRX	IrRx																		
IrDA transmit data	IrTX	IrTx																		
Section 19.3 Infrared Data Association Module (IrDA) 19.3.1 IrDA Mode Register (SCIMR)	641	Added																		
		Note: Recommended value of IrDA																		
Section 20 I ² C Bus Interface (IIC) 20.2 Input/Output Pins Table 20.1 I ² C Bus Interface Pins	648	Changed																		
		<table border="1"> <thead> <tr> <th>Name</th> <th>Pin Name</th> <th>Abbreviation</th> </tr> </thead> <tbody> <tr> <td>IIC clock</td> <td>IIC_SCL</td> <td>SCL</td> </tr> <tr> <td>IIC data I/O</td> <td>IIC_SDA</td> <td>SDA</td> </tr> </tbody> </table>	Name	Pin Name	Abbreviation	IIC clock	IIC_SCL	SCL	IIC data I/O	IIC_SDA	SDA									
Name	Pin Name	Abbreviation																		
IIC clock	IIC_SCL	SCL																		
IIC data I/O	IIC_SDA	SDA																		

Item	Page	Revision (See Manual for Details)						
20.3.5 I ² C Bus Status Register (ICSR)	656	Changed						
		<table border="1"> <thead> <tr> <th>Bit</th> <th>Bit Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>3</td> <td>STOP</td> <td> Stop Condition Detection Flag [Setting conditions] In master mode: when a stop condition is detected after frame transfer is completed In slave mode: when a stop condition is detected after the address set in SAR matches the salve address that comes as the first byte after the detection of a start condition [Clearing condition] When 0 is written in STOP after reading STOP = 1 </td> </tr> </tbody> </table>	Bit	Bit Name	Description	3	STOP	Stop Condition Detection Flag [Setting conditions] In master mode: when a stop condition is detected after frame transfer is completed In slave mode: when a stop condition is detected after the address set in SAR matches the salve address that comes as the first byte after the detection of a start condition [Clearing condition] When 0 is written in STOP after reading STOP = 1
Bit	Bit Name	Description						
3	STOP	Stop Condition Detection Flag [Setting conditions] In master mode: when a stop condition is detected after frame transfer is completed In slave mode: when a stop condition is detected after the address set in SAR matches the salve address that comes as the first byte after the detection of a start condition [Clearing condition] When 0 is written in STOP after reading STOP = 1						
20.7 Usage Notes	677	Changed The falling edge of the ninth clock is recognized by checking the SCLO bit in the I ² C bus control register 2 (ICCR2).						
Section 21 Serial I/O with FIFO (SIOF)	679	Deleted This LSI includes a clock-synchronized serial I/O module with FIFO (SIOF) that comprises two channels. The SIOF can perform serial communication with a serial peripheral interface bus (SPI).						
21.1 Features	679	SPI mode deleted.						
21.2 Input/Output Pins	681	All descriptions related to SPI mode deleted.						
Table 21.1 Pin Configuration								
21.3 Register Descriptions	682	SPI Control Register (SPICR) deleted.						

Item	Page	Revision (See Manual for Details)
21.3.9 FIFO Control Register (SIFCTR)	701, 702	Changed
	Bit	Bit Name Description
	15	TFWM2 ...
	14	TFWM1 A transfer request to the transmit FIFO is issued by the TDREQ bit in SISTR.
	13	TFWM0 The transmit FIFO is always used as 16 stages of the FIFO regardless of these bit settings.
	7	RFBM2 ...
	6	RFBM1 A transfer request to the receive FIFO is issued by the RDREQ bit in SISTR.
	5	RFBM0 The receive FIFO is always used as 16 stages of the FIFO regardless of these bit settings.

21.4.7 Transmit and Receive Procedures 721 Figure 21.9 replaced.

(1) Transmission in Master Mode



Note: * When interrupts due to transmit data underflow are enabled, after setting the no. 6 transmit data, the TXE bit should be set to 1.

Item	Page	Revision (See Manual for Details)
(2) Reception in Master Mode	722	Figure 21.10 replaced.




Table 21.11 Transmit and Receive Reset	725	Added Note 1 to 4
--	-----	-------------------

Notes: Refer to the following procedure to operate the transmit reset/receive reset.

1. Set the master clock source in peripheral clock. (Write 1 (master clock = Pf (peripheral clock)) to MSSEL bit in the SICSR register).
2. Set prescaler count value of the baud rate generator by 1/1. (Write "00000" (division ratio= 1/1) to the BRPS bits 4 to 0 in SICSR register).
3. Set division ratio in borate generator's output level by 1/1. (Write "111" (division ratio=1/1) to the BRDV bits 2 to 0 in SICSR register).
4. Reset transmit/receive operation. (Write "1", to reset, to TXRST or RXRST bit in the SICTR register).

21.4 Operation	Deleted	
21.4.10 SPI Mode		
21.5 Usage Notes	734	Added

Item	Page	Revision (See Manual for Details)															
Section 23 USB Pin Multiplex Controller	757	Changed															
23.2 Input/Output Pins																	
Table 23.3 Pin Configuration (Power Control Signal)																	
		<table border="1"> <thead> <tr> <th>Name</th> <th>Pin Name</th> <th>I/O</th> </tr> </thead> <tbody> <tr> <td>USB1 power enable/pull-up control pin</td> <td>USB1_pwr_en/ USBF_UPLUP</td> <td>Output</td> </tr> <tr> <td>USB2 power enable pin</td> <td>USB2_pwr_en</td> <td>Output</td> </tr> <tr> <td>USB1 overcurrent /monitor pin</td> <td>USB1_ovr_current/ USBF_VBUS</td> <td>Input</td> </tr> <tr> <td>USB2 overcurrent pin</td> <td>USB2_ovr_current</td> <td>Input</td> </tr> </tbody> </table>	Name	Pin Name	I/O	USB1 power enable/pull-up control pin	USB1_pwr_en/ USBF_UPLUP	Output	USB2 power enable pin	USB2_pwr_en	Output	USB1 overcurrent /monitor pin	USB1_ovr_current/ USBF_VBUS	Input	USB2 overcurrent pin	USB2_ovr_current	Input
Name	Pin Name	I/O															
USB1 power enable/pull-up control pin	USB1_pwr_en/ USBF_UPLUP	Output															
USB2 power enable pin	USB2_pwr_en	Output															
USB1 overcurrent /monitor pin	USB1_ovr_current/ USBF_VBUS	Input															
USB2 overcurrent pin	USB2_ovr_current	Input															
23.4 Examples of External Circuit	759	Changed															
23.4.1 Example of the Connection between USB Function Controller and Transceiver		The USBF_VBUS pin is multiplexed with the USB1_ovr_current pin, and writing 1 to bit 0 (USB_SEL) of UTRCTL selects the USBF_VBUS pin functions.															
23.5 Usage Notes		Deleted															
23.5.3 Handling of USB Power Supply																	
Section 24 USB Host Controller (USBH)	765	Added															
24.1 Features		Support 127 endpoints control in maximum Possible to use only the SDRAM area of area 3 as transmit data and descriptor.															

Item	Page	Revision (See Manual for Details)																												
24.2 Input/Output Pins	766	Amended																												
Table 24.1 Pin Configuration		<table border="1"> <thead> <tr> <th>Pin Name</th> <th>Pin Name</th> <th>I/O</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>USB1 power enable/pull-up control pin</td> <td>USB1_pwr_en</td> <td>Output</td> <td>USB port 1 power enable control</td> </tr> <tr> <td>USB2 power enable pin</td> <td>USB2_pwr_en</td> <td>Output</td> <td>USB port 2 power enable control</td> </tr> <tr> <td>USB1 overcurrent/monitor pin</td> <td>USB1_ovr_current/ USBF_VBUS</td> <td>Input</td> <td>USB port 1 over-current detect/ USB cable connection monitor pin</td> </tr> <tr> <td>USB2 overcurrent pin</td> <td>USB2_ovr_current</td> <td>Input</td> <td>USB port 2 over-current detect</td> </tr> <tr> <td>USB external clock</td> <td>EXTAL_USB</td> <td>Input</td> <td>Connect a crystal resonator for USB. Alternatively, an external clock (48 MHz) may be input for USB.</td> </tr> <tr> <td>USB crystal</td> <td>XTAL_USB</td> <td>Output</td> <td>Connect a crystal resonator for USB.</td> </tr> </tbody> </table>	Pin Name	Pin Name	I/O	Function	USB1 power enable/pull-up control pin	USB1_pwr_en	Output	USB port 1 power enable control	USB2 power enable pin	USB2_pwr_en	Output	USB port 2 power enable control	USB1 overcurrent/monitor pin	USB1_ovr_current/ USBF_VBUS	Input	USB port 1 over-current detect/ USB cable connection monitor pin	USB2 overcurrent pin	USB2_ovr_current	Input	USB port 2 over-current detect	USB external clock	EXTAL_USB	Input	Connect a crystal resonator for USB. Alternatively, an external clock (48 MHz) may be input for USB.	USB crystal	XTAL_USB	Output	Connect a crystal resonator for USB.
Pin Name	Pin Name	I/O	Function																											
USB1 power enable/pull-up control pin	USB1_pwr_en	Output	USB port 1 power enable control																											
USB2 power enable pin	USB2_pwr_en	Output	USB port 2 power enable control																											
USB1 overcurrent/monitor pin	USB1_ovr_current/ USBF_VBUS	Input	USB port 1 over-current detect/ USB cable connection monitor pin																											
USB2 overcurrent pin	USB2_ovr_current	Input	USB port 2 over-current detect																											
USB external clock	EXTAL_USB	Input	Connect a crystal resonator for USB. Alternatively, an external clock (48 MHz) may be input for USB.																											
USB crystal	XTAL_USB	Output	Connect a crystal resonator for USB.																											
24.7 Usage Notes	801	Note 1 changed as below, and note 2 added.																												
		<ol style="list-style-type: none"> When using the USB host controller, the bus clock (Bϕ) must be set to 32 MHz or higher. The peripheral clock (Pϕ) must also be set to a higher frequency than 13 MHz. 																												
2. Usage notes on Resume operation	801	Section name changed																												

Item	Page	Revision (See Manual for Details)																												
Section 25 USB Function Controller (USBF) 25.1 Features	803	Deleted • Supports self-powered mode																												
Section 25 USB Function Controller (USBF) 25.2 Input/Output Pins Table 25.1 Pin Configuration and Functions	805	Changed																												
<table border="1"> <thead> <tr> <th>Name</th> <th>Pin Name</th> <th>I/O</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>USB1 overcurrent/monitor pin</td> <td>USB1_ovr_current/ USBF_VBUS</td> <td>Input</td> <td>USB port 1 over-current detection/ USB cable connection monitor pin</td> </tr> <tr> <td>USB external clock</td> <td>EXTAL_USB</td> <td>Input</td> <td>Connect a crystal resonator for USB. Alternatively, an external clock (48 MHz) may be input for USB.</td> </tr> <tr> <td>USB crystal</td> <td>XTAL_USB</td> <td>Output</td> <td>Connect a crystal resonator for USB.</td> </tr> <tr> <td>USB1 power enable/pull-up control pin</td> <td>USB1_pwr_en/ USBF_UPLUP</td> <td>Output</td> <td>USB port 1 power enable control/ Pull-up control output pin</td> </tr> <tr> <td>2P pin</td> <td>USB2_P</td> <td>I/O</td> <td>D+</td> </tr> <tr> <td>2M pin</td> <td>USB2_M</td> <td>I/O</td> <td>D-</td> </tr> </tbody> </table>			Name	Pin Name	I/O	Function	USB1 overcurrent/monitor pin	USB1_ovr_current/ USBF_VBUS	Input	USB port 1 over-current detection/ USB cable connection monitor pin	USB external clock	EXTAL_USB	Input	Connect a crystal resonator for USB. Alternatively, an external clock (48 MHz) may be input for USB.	USB crystal	XTAL_USB	Output	Connect a crystal resonator for USB.	USB1 power enable/pull-up control pin	USB1_pwr_en/ USBF_UPLUP	Output	USB port 1 power enable control/ Pull-up control output pin	2P pin	USB2_P	I/O	D+	2M pin	USB2_M	I/O	D-
Name	Pin Name	I/O	Function																											
USB1 overcurrent/monitor pin	USB1_ovr_current/ USBF_VBUS	Input	USB port 1 over-current detection/ USB cable connection monitor pin																											
USB external clock	EXTAL_USB	Input	Connect a crystal resonator for USB. Alternatively, an external clock (48 MHz) may be input for USB.																											
USB crystal	XTAL_USB	Output	Connect a crystal resonator for USB.																											
USB1 power enable/pull-up control pin	USB1_pwr_en/ USBF_UPLUP	Output	USB port 1 power enable control/ Pull-up control output pin																											
2P pin	USB2_P	I/O	D+																											
2M pin	USB2_M	I/O	D-																											
25.3 Register Description	808,	Amended																												
25.3.1 Interrupt Flag Register 0 (IFR0)	810,	Shown below is the revised explanation in section 25.3.1. The same change has been made to sections 25.3.2 to 25.3.5 When each flag is set to 1 and the interrupt is enabled in the corresponding bit of IER0, an interrupt request is generated from the INT pin as specified by the corresponding bit in ISR0.																												
25.3.2 Interrupt Flag Register 1 (IFR1)	811,																													
25.3.3 Interrupt Flag Register 2 (IFR2)	813,																													
25.3.4 Interrupt Flag Register 3 (IFR3)	815																													
25.3.5 Interrupt Flag Register 4 (IFR4)																														

Item	Page	Revision (See Manual for Details)
25.3.6 Interrupt Select Register 0 (ISR0)	816, 817,	Amended
25.3.7 Interrupt Select Register 1 (ISR1)	818	Shown below is the revised explanation in section 25.3.6 (above the table). The same change has been made to sections 25.3.7 to 25.3.10 (only the register names differ: ISR0 → ISR1 to ISR4 and interrupt flag register 0 → interrupt flag register 1 to 4).
25.3.8 Interrupt Select Register 2 (ISR2)		
25.3.9 Interrupt Select Register 3 (ISR3)		ISR0 selects the interrupt requests to the INTC to be indicated in interrupt flag register 0. When a bit in ISR0 is cleared to 0, the corresponding interrupt is requested as a USBF10 interrupt. When a bit is set to 1, the corresponding interrupt is requested as a USBF11 interrupt. With the initial value, each of the interrupt source flags in the interrupt flag register 0 is selected as a USBF10 interrupt.
25.3.10 Interrupt Select Register 4 (ISR4)		
25.3.11 Interrupt Enable Register 0 (IER0)	818, 819,	Changed
25.3.12 Interrupt Enable Register 1 (IER1)	820,	Shown below is the revised explanation in section 25.3.11. The same change has been made to sections 25.3.12 to 25.3.15 (only the register name differs: interrupt select register 0 → interrupt select register 1 to 4).
25.3.13 Interrupt Enable Register 2 (IER2)		
25.3.14 Interrupt Enable Register 3 (IER3)		When an interrupt flag is set to 1 while the corresponding bit of each interrupt is set to 1, the interrupt request set in the interrupt select register 0 is issued.
25.3.15 Interrupt Enable Register 4 (IER4)		
25.3.31 DMA Transfer Setting Register (DMA)	826	Corrected The USB1_pwr_en pin level can be controlled by the bit 2.
25.3.36 Control Register 0 (CTRL0)	830	Changed

Bit	Bit Name	Initial value	R/W	Description
2	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.

Item	Page	Revision (See Manual for Details)
25.5 EP4 Isochronous-Out Transfer Figure 25.14 EP4 Isochronous-Out Transfer Operation (SOF is Normal) Figure 25.15 EP4 Isochronous-Out Transfer Operation (SOF is Broken)	849, 890	All "INTN" in the figures changed to "Interrupt request".
25.6 EP5 Isochronous-In Transfer Figure 25.16 EP5 Isochronous-In Transfer Operation (SOF is Normal) Figure 25.17 EP5 Isochronous-In Transfer Operation (SOF in Broken)	852, 853	All "INTN" in the figures changed to "Interrupt request".
25.9 Usage Notes 25.9.7 Note on Clock Frequency	861	Section 25.9.7 added.
Section 26 LCD Controller	863	Representations of the bus clock and peripheral clock are changed from Bck and Pck to Bφ and Pφ, respectively.
26.1 Features	863	Corrected • Supports the selection of data formats (the endian setting for bytes, packed pixel method) by register settings.
26.3 Register Description 26.3.1 LCDC Input Clock Register (LDICKR)	867	Added This LCDC can select the bus clock (Bφ), the peripheral clock (Pφ), or the external clock (LCD_CLK) as its operation clock source.
26.3.10 LCDC Horizontal Character Number Register (LDHCNR)	880	Deleted Notes: 1. The values set in HDCN and HTCN must satisfy the relationship of $HTCN \geq HDCN$. Also, the total number of characters of HTCN must be an even number. (The set value will be an odd number, as it is one less than the actual number.)

Item	Page	Revision (See Manual for Details)																																
Table 26.3 Limits on the Resolution of Rotated Displays, Burst Length, and Connected Memory (32-bit SDRAM)	901	Changed Note: Set the data of the number of line specified as burst length that can be stored in address of SDRAM same as that of ROW.																																
26.5 Clock and LCD Data Signal Examples		Figure 26.21 Clock and LCD Data Signal Example (TFT Color 12-Bit Data Bus Module) deleted.																																
Section 27 A/D Converter	929	Amended																																
27.1 Features		<ul style="list-style-type: none"> High-speed conversion <ul style="list-style-type: none"> Minimum conversion time: 15 μs per channel (P₄ = 33 MHz operation) 																																
27.2 Input Pins	931	Changed																																
Table 27.1 Pin Configuration		<table border="1"> <thead> <tr> <th>Pin Name</th> <th>Abbreviation</th> <th>I/O</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>Analog power supply pin</td> <td>AVcc</td> <td>Input</td> <td>Analog power supply and reference voltage for A/D conversion</td> </tr> <tr> <td>Analog ground pin</td> <td>AVss</td> <td>Input</td> <td>Analog ground</td> </tr> <tr> <td>ADC analog input pin 0</td> <td>AN0</td> <td>Input</td> <td>Analog inputs</td> </tr> <tr> <td>ADC analog input pin 1</td> <td>AN1</td> <td>Input</td> <td></td> </tr> <tr> <td>ADC analog input pin 2</td> <td>AN2</td> <td>Input</td> <td></td> </tr> <tr> <td>ADC analog input pin 3</td> <td>AN3</td> <td>Input</td> <td></td> </tr> <tr> <td>ADC external trigger pin</td> <td>ADTRG</td> <td>Input</td> <td>External trigger input for starting A/D conversion</td> </tr> </tbody> </table>	Pin Name	Abbreviation	I/O	Function	Analog power supply pin	AVcc	Input	Analog power supply and reference voltage for A/D conversion	Analog ground pin	AVss	Input	Analog ground	ADC analog input pin 0	AN0	Input	Analog inputs	ADC analog input pin 1	AN1	Input		ADC analog input pin 2	AN2	Input		ADC analog input pin 3	AN3	Input		ADC external trigger pin	ADTRG	Input	External trigger input for starting A/D conversion
Pin Name	Abbreviation	I/O	Function																															
Analog power supply pin	AVcc	Input	Analog power supply and reference voltage for A/D conversion																															
Analog ground pin	AVss	Input	Analog ground																															
ADC analog input pin 0	AN0	Input	Analog inputs																															
ADC analog input pin 1	AN1	Input																																
ADC analog input pin 2	AN2	Input																																
ADC analog input pin 3	AN3	Input																																
ADC external trigger pin	ADTRG	Input	External trigger input for starting A/D conversion																															
27.3 Register Description	932	Added																																
27.3.1 A/D Data Registers A to D (ADDRA to ADDR D)		Each ADDR is initialized to H'0000 by a reset and the module standby function and in standby mode.																																
27.3.2 A/D Control/Status Registers (ADCSR)	933	Added ADCSR is initialized to H'0000 by a reset and the module standby function and in standby mode.																																

Item	Page	Revision (See Manual for Details)
27.4 Operation	936	Steps 1 and 9 added; step 8 partially deleted.
27.4.1 Single Mode		<p>1. Start the clock supply to the ADC module (clear the MSTP33 bit in STBCR3 to 0) to run the ADC module.</p> <p>...</p> <p>8. Execution of the A/D interrupt handling routine ends. Then, when the ADST bit is set to 1, A/D conversion starts and steps 2 to 7 are executed.</p> <p>9. Stop the clock supply to the ADC module (set the MSTP33 bit in STBCR3 to 1) to place the ADC in the module standby state.</p>
27.4.2 Multi Mode	938	Steps 1 and 7 added (same as steps 1 and 9 above).
27.4.3 Scan Mode	940	<p>Steps 1 and 8 added (same as steps 1 and 9 above); step 7 partially deleted and changed.</p> <p>...</p> <p>7. Steps 3 to 5 are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops. After that, if the ADST bit is set to 1, A/D conversion starts again from the first channel (AN0).</p> <p>...</p>
Table 27.3 A/D Conversion Time (Single Mode)	943	<p>Added</p> <p>Note: Values in the table are numbers of states (tcyc) for Pφ.</p>
27.7 Usage Notes	946	Added
27.7.1 Notes on A/D Conversion	to 948	
27.7.2 Notes on A/D Conversion-End Interrupt and DMA Transfer		

Item	Page	Revision (See Manual for Details)
27.7.5 Setting Analog Input Voltage	949	<p>Deleted</p> <p>Operating the chip in excess of the following voltage range may result in damage to chip reliability.</p> <p>Analog Input Voltage Range: During A/D conversion, the voltages (VANn) input to the analog input pins ANn should be in the range $AV_{SS} \leq VANn \leq AV_{CC}$ (n = 0 to 3).</p> <p>The relationship between AV_{CC}, AV_{SS} and V_{CCQ}, V_{SSQ} should satisfy $V_{CCQ} - 0.3V \leq AV_{CC} \leq V_{CCQ} + 0.3V$ and $AV_{SS} = V_{SSQ}$. Even when the A/D converter is not used, make sure that AV_{CC} is connected to V_{CCQ} and AV_{SS} is connected to V_{SSQ}.</p>
Section 28 D/A Converter (DAC)		Deleted
28.5 Usage Note		
28.5.1 Handling of the Analog Power Supply Pins		
Section 29 PC card controller (PCC)	959	<p>Changed</p> <p>...When an address of 32 Mbytes or less is accessed, set 0 in POPA25. This bit does not affect access to attribute memory space or I/O memory space.</p>
29.1.1 PCMCIA Support		
(1) Continuous 32-Mbyte Area Mode		
(2) Continuous 16-Mbyte Area Mode	961	<p>Changed and deleted</p> <p>....In the common memory space, set the PC card address in bit 2 (POPA25) and bit 1 (POPA24) of the general control register to access each address space of 16 Mbytes unit. By this operation, values are output to A25 and A24 pins, enabling an address space of more than 16 Mbytes specified by POPA24 to be accessed (initial value: 0 for POPA25).</p>

Item	Page	Revision (See Manual for Details)																																							
29.2 Input/Output Pins	962	Changed																																							
Table 29.2 PCC Pin Configuration		<table border="1"> <thead> <tr> <th>Pin Name</th> <th>Abbreviation</th> <th>I/O</th> </tr> </thead> <tbody> <tr> <td>PCC wait request</td> <td>PCC_WAIT</td> <td>Input</td> </tr> <tr> <td>PCC 16-bit input/output</td> <td>PCC_IOIS16</td> <td>Input</td> </tr> <tr> <td>PCC ready</td> <td>PCC_RDY</td> <td>Input</td> </tr> <tr> <td>PCC battery detection 1</td> <td>PCC_BVD1</td> <td>Input</td> </tr> <tr> <td>PCC battery detection 2</td> <td>PCC_BVD2</td> <td>Input</td> </tr> <tr> <td>PCC card detection 1</td> <td>PCC_CD1</td> <td>Input</td> </tr> <tr> <td>PCC card detection 2</td> <td>PCC_CD2</td> <td>Input</td> </tr> <tr> <td>PCC voltage detection 1</td> <td>PCC_VS1</td> <td>Input</td> </tr> <tr> <td>PCC voltage detection 2</td> <td>PCC_VS2</td> <td>Input</td> </tr> <tr> <td>PCC space indication</td> <td>PCC_REG</td> <td>Output</td> </tr> <tr> <td>PCC buffer control</td> <td>PCC_DRV</td> <td>Output</td> </tr> <tr> <td>PCC reset</td> <td>PCC_RESET</td> <td>Output</td> </tr> </tbody> </table>	Pin Name	Abbreviation	I/O	PCC wait request	PCC_WAIT	Input	PCC 16-bit input/output	PCC_IOIS16	Input	PCC ready	PCC_RDY	Input	PCC battery detection 1	PCC_BVD1	Input	PCC battery detection 2	PCC_BVD2	Input	PCC card detection 1	PCC_CD1	Input	PCC card detection 2	PCC_CD2	Input	PCC voltage detection 1	PCC_VS1	Input	PCC voltage detection 2	PCC_VS2	Input	PCC space indication	PCC_REG	Output	PCC buffer control	PCC_DRV	Output	PCC reset	PCC_RESET	Output
Pin Name	Abbreviation	I/O																																							
PCC wait request	PCC_WAIT	Input																																							
PCC 16-bit input/output	PCC_IOIS16	Input																																							
PCC ready	PCC_RDY	Input																																							
PCC battery detection 1	PCC_BVD1	Input																																							
PCC battery detection 2	PCC_BVD2	Input																																							
PCC card detection 1	PCC_CD1	Input																																							
PCC card detection 2	PCC_CD2	Input																																							
PCC voltage detection 1	PCC_VS1	Input																																							
PCC voltage detection 2	PCC_VS2	Input																																							
PCC space indication	PCC_REG	Output																																							
PCC buffer control	PCC_DRV	Output																																							
PCC reset	PCC_RESET	Output																																							
29.3 Register Description	963	Pin description changed [Before change] → [After change] PCC_RDY ($\overline{\text{IREQ}}$) → RDY/BSY PCC_IOIS16 (WP) → WP PCC_VS2 → VS2 PCC_VS1 → VS1 PCC_CD2 → CD2 PCC_CD1 → CD1																																							


Item	Page	Revision (See Manual for Details)									
29.3.1 Area 6 Interface Status Register (PCC0ISR)	964	Amended									
		<table border="1"> <thead> <tr> <th>Bit</th> <th>Bit Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>7</td> <td>P0RDY/ IREQ</td> <td> <p>PCC0 Ready</p> <p>The value on the RDY/BSY pin of the PC card connected to area 6 is read when the IC memory card interface is connected. The value of IREQ pin of the PC card connected to area 6 is read when the I/O card interface is connected. This bit cannot be written to.</p> <p>0: Indicates that the value of RDY/BSY is 0 when the PC card connected to area 6 is an IC memory card interface type. The value of RDY/BSY is 0 when the PC card connected to area 6 is the I/O card interface type.</p> <p>1: Indicates that the value of PCC_RDY (IREQ) is 1 when the PC card connected to area 6 is the IC memory card interface type. The value of PCC_RDY (IREQ) is 1 when the PC card connected to area 6 is the I/O card interface type.</p> </td> </tr> <tr> <td>6</td> <td>P0MWP</td> <td> <p>PCC0 Write Protect</p> <p>The value of WP of the PC card connected to area 6 is read when the IC memory card interface is connected. 0 is read when the I/O card interface is connected. This bit cannot be written to.</p> <p>0: Indicates that the value of WP is 0 when the PC card connected to area 6 uses the IC memory card interface type. The value of bit 6 is always 0 when the PC card connected to area 6 is the I/O card interface type.</p> <p>1: Indicates that the value of WP is 1 when the PC card connected to area 6 is the IC memory card interface type.</p> </td> </tr> </tbody> </table>	Bit	Bit Name	Description	7	P0RDY/ IREQ	<p>PCC0 Ready</p> <p>The value on the RDY/BSY pin of the PC card connected to area 6 is read when the IC memory card interface is connected. The value of IREQ pin of the PC card connected to area 6 is read when the I/O card interface is connected. This bit cannot be written to.</p> <p>0: Indicates that the value of RDY/BSY is 0 when the PC card connected to area 6 is an IC memory card interface type. The value of RDY/BSY is 0 when the PC card connected to area 6 is the I/O card interface type.</p> <p>1: Indicates that the value of PCC_RDY (IREQ) is 1 when the PC card connected to area 6 is the IC memory card interface type. The value of PCC_RDY (IREQ) is 1 when the PC card connected to area 6 is the I/O card interface type.</p>	6	P0MWP	<p>PCC0 Write Protect</p> <p>The value of WP of the PC card connected to area 6 is read when the IC memory card interface is connected. 0 is read when the I/O card interface is connected. This bit cannot be written to.</p> <p>0: Indicates that the value of WP is 0 when the PC card connected to area 6 uses the IC memory card interface type. The value of bit 6 is always 0 when the PC card connected to area 6 is the I/O card interface type.</p> <p>1: Indicates that the value of WP is 1 when the PC card connected to area 6 is the IC memory card interface type.</p>
Bit	Bit Name	Description									
7	P0RDY/ IREQ	<p>PCC0 Ready</p> <p>The value on the RDY/BSY pin of the PC card connected to area 6 is read when the IC memory card interface is connected. The value of IREQ pin of the PC card connected to area 6 is read when the I/O card interface is connected. This bit cannot be written to.</p> <p>0: Indicates that the value of RDY/BSY is 0 when the PC card connected to area 6 is an IC memory card interface type. The value of RDY/BSY is 0 when the PC card connected to area 6 is the I/O card interface type.</p> <p>1: Indicates that the value of PCC_RDY (IREQ) is 1 when the PC card connected to area 6 is the IC memory card interface type. The value of PCC_RDY (IREQ) is 1 when the PC card connected to area 6 is the I/O card interface type.</p>									
6	P0MWP	<p>PCC0 Write Protect</p> <p>The value of WP of the PC card connected to area 6 is read when the IC memory card interface is connected. 0 is read when the I/O card interface is connected. This bit cannot be written to.</p> <p>0: Indicates that the value of WP is 0 when the PC card connected to area 6 uses the IC memory card interface type. The value of bit 6 is always 0 when the PC card connected to area 6 is the I/O card interface type.</p> <p>1: Indicates that the value of WP is 1 when the PC card connected to area 6 is the IC memory card interface type.</p>									
29.3.1 Area 6 Interface Status Register (PCC0ISR)	965	Changed									
		<table border="1"> <thead> <tr> <th>Bit</th> <th>Bit Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>P0BVD 2/ P0SPK R</td> <td> <p>PCC0 Battery Voltage Detect 2 and 1</p> <p>The values of BVD1 and BVD2 pin of the PC card connected to area 6 are read when the IC memory card interface is connected. The values of STSCHG and SPKR pin of the PC card connected to area 6 are read when the I/O card interface is connected. These bits cannot be written to.</p> </td> </tr> <tr> <td>0</td> <td>P0BVD 1/ P0STS CHG</td> <td> <p>(1) and (2) added</p> </td> </tr> </tbody> </table>	Bit	Bit Name	Description	1	P0BVD 2/ P0SPK R	<p>PCC0 Battery Voltage Detect 2 and 1</p> <p>The values of BVD1 and BVD2 pin of the PC card connected to area 6 are read when the IC memory card interface is connected. The values of STSCHG and SPKR pin of the PC card connected to area 6 are read when the I/O card interface is connected. These bits cannot be written to.</p>	0	P0BVD 1/ P0STS CHG	<p>(1) and (2) added</p>
Bit	Bit Name	Description									
1	P0BVD 2/ P0SPK R	<p>PCC0 Battery Voltage Detect 2 and 1</p> <p>The values of BVD1 and BVD2 pin of the PC card connected to area 6 are read when the IC memory card interface is connected. The values of STSCHG and SPKR pin of the PC card connected to area 6 are read when the I/O card interface is connected. These bits cannot be written to.</p>									
0	P0BVD 1/ P0STS CHG	<p>(1) and (2) added</p>									

Item	Page	Revision (See Manual for Details)												
29.5 Usage Notes	985	Changed												
(2) Pin Function Control and Card Type Switching		...Also, the card status change register (PCC0CSCR) must be cleared after the setting has been made. However, this restriction does not apply to the card detection pins (CD1 and CD2).												
Section 30 SIM Card Module (SIM)	989	Changed												
30.2 Input/Output Pins		<table border="1"> <thead> <tr> <th>Name</th> <th>Abbreviation</th> <th>I/O</th> </tr> </thead> <tbody> <tr> <td>SIM data</td> <td>SIM_D*</td> <td>I/O</td> </tr> <tr> <td>SIM clock</td> <td>SIM_CLK</td> <td>Output</td> </tr> <tr> <td>SIM reset</td> <td>SIM_RST</td> <td>Output</td> </tr> </tbody> </table>	Name	Abbreviation	I/O	SIM data	SIM_D*	I/O	SIM clock	SIM_CLK	Output	SIM reset	SIM_RST	Output
Name	Abbreviation	I/O												
SIM data	SIM_D*	I/O												
SIM clock	SIM_CLK	Output												
SIM reset	SIM_RST	Output												
Table 30.1 Pin Configuration														
31.3.3 Response Type Register (RSPTYR)	1033	Changed												
		RSPTYR specifies command format in conjunction with CMDTYR. Bits RTY2 to RTY0 are used to specify the number of response bytes, and bits RTY5 and RTY4 are used to make additional settings.												
	1033	Bit 6 changed to a reserved bit.												
	1033	Note:Checking of CRC by RTY4 and RTY6 is not checking the command response CRC error bit but checking the command response CRC. This checking is not performed for the CRC of the R2 command response in MMC mode.												

Item	Page	Revision (See Manual for Details)
Table 31.2 Correspondence between Commands and Settings of CMDTYR and RSPTYR	1034, 1035	* deleted and note changed.
RSPTYR		
CMD INDEX	6	5 4 2 to 0
CMD2	*	101
CMD3		* 100
CMD4		000
CMD7		1 * 100
CMD9	*	101
CMD10	*	101
Notes:		
...		
* of RTY4 and RTY6 : Set 1 after checking CRC in command response.		
...		

31.3.4 Transfer Byte Number Count Register (TBCR)	1036	Deleted
... This setting is ignored by the stream transfer command in MMC mode stream.		
Before executing a command with data read in the multiblock transfer, 16 or more bytes should be set.		
	Bit	Description
	Bit Name	
3	C3	Transfer data block size
2	C2	Before executing a command with data transfer, 4 or more bytes should be set before. Note that the C3 to C0 bits should be set to 0000 when forcible erase is performed by the CMD42 command.
1	C1	
0	C0	
0000: 1 byte		
.....		


Item	Page	Revision (See Manual for Details)
31.3.7 Response Registers 0 to 16 and D (RSPR0 to RSPR16 and RSPRD)	1040	Changed
		Bit Bit Name Initial Value R/W
		7 to 5 — All 0 —
		4 to 0 RSPRD All 0 R/W
31.3.14 Interrupt Status Registers 0 and 1 (INTSTR0 and INTSTR1)	1051	Amended
		Bit Bit Name Description
		2 CRCERI CRC Error Flag [Setting condition] When a CRC error for command response or receive data, and CRC status error for transmission data response are detected while CRCERIE = 1. For any non-R2 command response, CRC is checked when the RTY4 in RSPTYR is set for enabling. For the R2 command response, CRC is not checked; therefore, this flag is not set. [Clearing condition] Write 0 after reading CRCERI = 1. Note: When the CRC error occurs, halt the command sequence by setting the CMDOFF bit to 1.
31.3.15 Transfer Clock Control Register (CLKON)	1053	Changed
		The 33-MHz peripheral clock is needed, and bits CSEL3 to CSEL0 should be set to 0001 for a 16.5-Mbps transfer clock of the MMCIF.
	1053	Changed
		Bit Bit Name Description
		7 CLKON Clock On 0: Stops the transfer clock output from the CLK/SCLK pin. 1: Outputs the transfer clock from the CLK/SCLK pin.

Item	Page	Revision (See Manual for Details)
31.3.19 DMA Control Register (DMACR)	1055	Restrictions added Set this register before executing a multiblock transfer command (CMD18 or CMD25). Auto mode cannot be used for open-ended multiblock transfer.
31.4 Operation	1059	Deleted
31.4.1 Operations in MMC Mode		...In this case, the transfer clock of CLKON should be divided by 100 and the transfer clock frequency should be set sufficiently slow.
(1) Operation of Broadcast Commands		Corrected and deleted The individual MMC compares its CID and data on the MMC_CMD, and if different, aborts CID output. A single MMC in which the CID can be entirely output enters the acknowledge state. When the R2 response is necessary, CTOCR should be set to H'01.
(4) Operation of Commands without Data Transfer	1062	Corrected For a command that is related to time-consuming processing such as flash memory write/erase, the MMC indicates the data busy state via the MMC_DAT. ... • Whether the data busy state is entered or not is determined by the DTBUSY bit in CSTR. ...
Figure 31.5 Example of Command Sequence for Commands without Data Transfer (with Data Busy State)	1064	Changed 

Item **Page** **Revision (See Manual for Details)**

(4) Operation of Commands without Data Transfer 1065 Changed

Figure 31.6 Operational Flowchart for Commands without Data Transfer



Note: For the R2 command response, no CRC check is performed by hardware. Therefore, perform CRC checking by software to see if there is an error.

(5) Commands with Read Data 1066 Changed

- The end of the command sequence is detected by polling the BUSY flag in CSTR or by the data transfer end flag (DTI) or the multiblock transfer (pre-defined) end flag (BTI).

1067 Added

Note: In multiblock transfer, if you terminate the command sequence (by writing 1 in the CMDOFF bit) before the command response reception is completed (CRPI = 1), the command response cannot be received correctly. To receive a command response, continue the command sequence (by setting the RD_CONTI bit to 1) until the reception of the command response is completed.

Item	Page	Revision (See Manual for Details)
Figure 31.21 Operational Flowchart for Commands with Write Data (Pre-defined Multiblock Transfer) (1)	1085	Corrected
Figure 31.21 Operational Flowchart for Commands with Write Data (Pre-defined Multiblock Transfer) (2)	1086	Corrected (arrow deleted)
<p data-bbox="798 660 997 705">Notes: 1. Write data of block length when block length ≤ FIFO size, data of FIFO size when block length > FIFO size.</p>		
31.5 Operations Using DMAC	1093	Corrected
Figure 31.25 Operational Flowchart for Read Sequence (Pre-defined Multiblock Transfer) (1)		
Figure 31.27 Operational Flowchart for Pre-defined Multiblock Read Transfer in Auto Mode (1)	1096	Corrected
31.5.2 Operation of Write Sequence	1102	Changed
Figure 31.29 Operational Flowchart for Write Sequence (Open-ended Multiblock Transfer) (2)		

Item	Page	Revision (See Manual for Details)
Figure 31.30 Operational Flowchart for Write Sequence (Pre-defined Multiblock Transfer) (2)	1104	Changed





Figure 31.31 Operational Flowchart for Write Sequence (Stream Write Transfer)	1105	Changed
---	------	---------



31.5.2 Operation of Write Sequence	1106	Changed
Figure 31.32 Operational Flowchart for Pre-defied Multiblock Write Transfer in Auto Mode (1)		





Figure 31.32 Operational Flowchart for Pre-defied Multiblock Write Transfer in Auto Mode (2)	1107	Changed
--	------	---------




Item	Page	Revision (See Manual for Details)
Section 34 Pin Function Controller (PFC)	1141	Added
Note: The signals related to the SDHI can be selected only on the models that include them.		
Table 34.1 Multiplexed Pins	1142, 1144, 1145	Added and changed
	Port	Port Function (Related Module) Other Function (Related Module)
	E	PTE6 input (port) AFE_RXIN input (AFEIF)/IIC_SCL input/output (IIC) PTE5 input (port) AFE_RDET input (AFEIF)/IIC_SDA input/output (IIC)
	F	PTF0 input (port) ADTRG input (ADC)
	T	PTT4 input/output (port) SCIF0_CTS input (SCIF)/TPU_TO1 output (TPU) PTT3 input/output (port) SCIF0_RTS output (SCIF)/TPU_TO0 output (TPU) PTT2 input/output (port) SCIF0_TxD output (SCIF)/IrTX output (IrDA) PTT1 input/output (port) SCIF0_RxD input (SCIF)/IrRX input (IrDA) PTT0 input/output (port) SCIF0_SCK input/output (SCIF)
	U	PTU4 input/output (port) SIOF1_SYNC input/output (SIOF)/SD_DAT2 input/output (SDHI) PTU3 input/output (port) SIOF1_MCLK input (SIOF)/SD_DAT1 input/output (SDHI)/ TPU_TI3B input (TPU) PTU2 input/output (port) MMC_DAT input/output (MMC)/ SIOF1_TxD output (SIOF)/SD_DAT0 input/output (SDHI)/ TPU_TI3A input (TPU) PTU1 input/output (port) MMC_CMD input/output (MMC)/ SIOF1_RxD input (SIOF)/SD_CMD input/output (SDHI)/ TPU_TI2B input (TPU) PTU0 input/output (port) MMC_CLK output (MMC)/ SIOF1_SCK input/output (SIOF)/SD_CLK output (SDHI)/ TPU_TI2A input (TPU)

Item	Page	Revision (See Manual for Details)
Table 34.1 Multiplexed Pins	1145	Added and changed
Port Function		
Port	(Related Module)	Other Function (Related Module)
V	PTV4 input/output (port)	MMC_VDDON output (MMC)/SCIF1_CTS input (SCIF)/ LCD_VEPWC output (LCDC)/TPU_TO3 output (TPU)
	PTV2 input/output (port)	SIM_D input/output (SIM)/SCIF1_TxD output (SCIF)/SD_CD input (SDHI)
	PTV1 input/output (port)	SIM_RST output (SIM)/SCIF1_RxD input (SCIF)/SD_WP input (SDHI)
	PTV0 input/output (port)	SIM_CLK output (SIM)/SCIF1_SCK input/output (SCIF)/SD_DAT3 input/output (SDHI)

34.1.6 Port F Control Register (PFCR)	1155	Changed
Bit Bit Name Description		
1	PF0MD1	PF0 Mode
0	PF0MD0	00: Other functions (See table 34.1.) 01: Reserved 10: Port input (Pull-up MOS: On) 11: Port input (Pull-up MOS: Off)

Item	Page	Revision (See Manual for Details)
34.1.21 Pin Select Register C (PSELC)	1174, 1175	Deleted and Amended
	Bit	Bit Name Description
	15	PSELC15 MMC_CLK/SIOF1_SCK/SD_CLK/TPU_T
	14	PSELC14 I2A Select as PTU0 Other Functions
		:00: Select SIOF1_SCK
		:01: Select TPU_TI2A
		:10: Select MMC_CLK
		:11: Select according to PSELB0 setting Reserved when PSELB0 = 0 Select SD_CLK when PSELB0 = 1
	13	PSELC13 MMC_CMD/SIOF1_RxD/SD_CMD/TPU_
	12	PSELC12 TI2B Select as PTU1 Other Functions
		:00: Select SIOF1_RxD
		:01: Select TPU_TI2B
		:10: Select MMC_CMD
		:11: Select according to PSELB0 setting Reserved when PSELB0 = 0 Select SD_CMD when PSELB0 = 1
	11	PSELC11 SIM_RST/SCIF1_RxD/SD_WP Select as
	10	PSELC10 PTV1 Other Functions
		:00: Select SCIF1_RxD
		:01: Reserved
		:10: Select SIM_RST
		:11: Select according to PSELB0 setting Reserved when PSELB0 = 0 Select SD_WP when PSELB0 = 1
	9	PSELC9 SIM_D/SCIF1_TxD/SD_CD Select as
	8	PSELC8 PTV2 Other Functions
		:00: Select SCIF1_TxD
		:01: Reserved
		:10: Select SIM_D
		:11: Select according to PSELB0 setting Reserved when PSELB0 = 0 Select SD_CD when PSELB0 = 1


Item	Page	Revision (See Manual for Details)
34.1.22 Pin Select Register D (PSELB)	1176, 1177	Amended
	Bit	Bit Name Description
	14	PSELB14 : MMC_DAT/SIOF1_TxD/SD_DAT0/TPU_TI3A Select as PTU2 Other Functions
	13	PSELB13 : :00: Select SIOF1_TxD :01: Select TPU_TI3A :10: Select MMC_DAT :11: Select according to PSELB0 setting : Reserved when PSELB0 = 0 : Select SD_DAT0 when PSELB0 = 1
	10	PSELB10 : SIOF1_MCLK/SD_DAT1/TPU_TI3B
	9	PSELB9 : Select as PTU3 Other Functions :00: Select SIOF1_MCLK :01: Select TPU_TI3B :10: Reserved :11: Select according to PSELB0 setting : Reserved when PSELB0 = 0 : Select SD_DAT1 when PSELB0 = 1
	6	PSELB6 : SIOF1_SYNC/SD_DAT2 Select as
	5	PSELB5 : PTU4 Other Functions :00: Select SIOF1_SYNC :01: Reserved :10: Reserved :11: Select according to PSELB0 setting : Reserved when PSELB0 = 0 : Select SD_DAT2 when PSELB0 = 1
	2	PSELB2 : SIM_CLK/SCIF1_SCK/SD_DAT3 Select
	1	PSELB1 : as PTV0 Other Functions :00: Select SCIF1_SCK :01: Reserved :10: Select SIM_CLK :11: Select according to PSELB0 setting : Reserved when PSELB0 = 0 : Select SD_DAT3 when PSELB0 = 1

Item	Page	Revision (See Manual for Details)
Section 35 I/O Ports	1187	Changed
35.5 Port E		
Figure 35.5 Port E		


35.5.2 Port E Data Register (PEDR)	1188	Added and changed
Table 35.5 Port E Data Register (PEDR) Read/Write Operations		Separate tables have been provided for conditions n = 0 to 4 and n = 5 and 6.

PECR State				
PE _n MD1	PE _n MD0	Pin State	Read	Write
0	0	Other function	PEDR value	Value is written to PEDR, but does not affect pin state.
	4	Reserved	—	—
1	0	Input (Pull-up MOS on)	Pin state	Value is written to PEDR, but does not affect pin state.
	4	Input (Pull-up MOS off)	Pin state	Value is written to PEDR, but does not affect pin state.

Note: n= 5 or 6

35.6 Port F	1190	Changed
Figure 35.6 Port F		

35.6.2 Port F Data Register (PFDR)	1191	Deleted
		PFDR is a register that stores data for pins PTF6 to PTF0. Bits PF6DT to PF0DT correspond to pins PTF6 to PTF0. When the function is general input port, if the port is read, the corresponding pin level is read. ...

Item	Page	Revision (See Manual for Details)
Table 35.6 Port F Data Register (PFDR) Read/Write Operations	1191	Changed
PFCR State		
	PFnMD1	PFnMD0
	0	1
		Pin State
		Reserved
		Read
		—
		Write
		—
35.16 Port T	1211	Changed
Figure 35.16 Port T		
Section 36 User Debugging Interface (H-UDI)	1220	Added
36.3 Register Descriptions		ID register (SDID)
		Shift register
36.3.3 Shift Register	1221	Added
		Shift register is a 32-bit register. The upper 16-bits are set in SDIR at Update-IR.
		If shifted in, the shift-in value is shift out after the value of the 32-bit shift register is shifted out.
36.3.4 Boundary Scan Register (SDBSR)	1221	Changed
		SDBSR is a 434-bit shift register, located on the PAD, for controlling the ...

Item	Page	Revision (See Manual for Details)		
Table 36.3 Pins and Boundary Scan Register Bits	1222, 1225, 1226, 1227	Changed		
		Bit	Pin Name	I/O
		395	RD/ \overline{WR}	OUT
		389	$\overline{WE1/DQMLU/WE}$	OUT
		354	RD/ \overline{WR}	Control
		348	$\overline{WE1/DQMLU/WE}$	Control
		194	SCIF0_RxD/IrRX/PTT1	IN
		193	SCIF0_TxD/IrTX/PTT2	IN
		155	SCIF0_RxD/IrRX/PTT1	OUT
		154	SCIF0_TxD/IrTX/PTT2	OUT
	117	SCIF0_RxD/IrRX/PTT1	Control	
	116	SCIF0_TxD/IrTX/PTT2	Control	
<hr/>				
36.3.5 ID Register (SDID)	1230	Deleted and changed`		
	Bit	Bit Name	Description	
	31 to 0	DID31 to DID0	Device ID31 to ID0 Device ID register that is stipulated by JTAG. H'002F200F (initial value) for this SH7720 Group. H'002F2447 (initial value) for this SH7721 Group. Upper four bits may be changed by the chip version. SDIDH corresponds to bits 31 to 16. SDIDL corresponds to bits 15 to 0.	

Item	Page	Revision (See Manual for Details)																																										
Section 37 List of Registers	1238,	Amended and the following registers deleted:																																										
37.1 Register Addresses	1240, 1253	SPI control register_0 (SPICR_0) SPI control register_1 (SPICR_1)																																										
		<table border="1"> <thead> <tr> <th>Register Name</th> <th>Abbreviation</th> <th>Number of Bits</th> <th>Address</th> <th>Module</th> <th>Access Size</th> </tr> </thead> <tbody> <tr> <td>Interrupt request register 9</td> <td>IRR9</td> <td>8</td> <td>H'A4080028</td> <td></td> <td>8</td> </tr> <tr> <td>Interrupt request register 10</td> <td>IRR10</td> <td>8</td> <td>H'A408002A</td> <td></td> <td>8</td> </tr> <tr> <td>Interrupt request register 0</td> <td>IRR0</td> <td>8</td> <td>H'A4140004</td> <td></td> <td>8</td> </tr> <tr> <td>SDRAM mode register</td> <td>SDMR3</td> <td>—</td> <td>H'A4FD5xxx</td> <td></td> <td>16</td> </tr> <tr> <td>Port A data register</td> <td>PADR</td> <td>8</td> <td>H'A4050140</td> <td>I/O port</td> <td>8</td> </tr> <tr> <td>Port B data register</td> <td>PBDR</td> <td>8</td> <td>H'A4050142</td> <td></td> <td>8</td> </tr> </tbody> </table>	Register Name	Abbreviation	Number of Bits	Address	Module	Access Size	Interrupt request register 9	IRR9	8	H'A4080028		8	Interrupt request register 10	IRR10	8	H'A408002A		8	Interrupt request register 0	IRR0	8	H'A4140004		8	SDRAM mode register	SDMR3	—	H'A4FD5xxx		16	Port A data register	PADR	8	H'A4050140	I/O port	8	Port B data register	PBDR	8	H'A4050142		8
Register Name	Abbreviation	Number of Bits	Address	Module	Access Size																																							
Interrupt request register 9	IRR9	8	H'A4080028		8																																							
Interrupt request register 10	IRR10	8	H'A408002A		8																																							
Interrupt request register 0	IRR0	8	H'A4140004		8																																							
SDRAM mode register	SDMR3	—	H'A4FD5xxx		16																																							
Port A data register	PADR	8	H'A4050140	I/O port	8																																							
Port B data register	PBDR	8	H'A4050142		8																																							

Item	Page Revision (See Manual for Details)								
37.2 Register Bits	1256	Amended and SPICR_0 and SPICR_1 deleted.							
to	1288								
	Register	Bit 31/23/	Bit 30/22/	Bit 29/21/	Bit 28/20/	Bit 27/19/	Bit 26/18/	Bit 25/17/	Bit 24/16/
	Abbreviation	15/7	14/6	13/5	12/4	11/3	10/2	9/1	8/0
		Module							
	IPRG	SCIF0			SCIF1			INTC	
	IPRH	PINTA			PINTB				
	IRR9	PCCIR	USBHIR	CMIR	USBF1R	USBF10R			
	IRR0	TMU_SUNIR	IRQ5R	IRQ4R	IRQ3R	IRQ2R	IRQ1R	IRQ0R	
	IRR1				DEI3R	DEI2R	DEI1R	DEI0R	
	IRR2				SSLIR				LCDCIR
	IPRD				TMU (TMU_SUN1)				
	CMNCR	BSD	MAP	BLOCK	DPRTY1	DPRTY0	DMAIW	BSC	
	SDCR	DEEP		RFSH	RMODE	PDOWN	BACTV		
	CVR	CNFV1	CNFV0	INTV1	INTV0	ALTV2	ALTV1	ALTV0	USBF
	CTLR0				RWUPS	RSME	ASCE		
	TSRH						D10	D9	D8
	CMDTYR	TY6		TY5	TY4	TY3	TY2	TY1	TY0
	RSPTYR			RTY5	RTY4	RTY3	RTY2	RTY1	RTY0
	RSPR16	RSPR167	RSPR166	RSPR165	RSPR164	RSPR163	RSPR162	RSPR161	RSPR160
	RSPRD				RSPRD4	RSPRD3	RSPRD2	RSPRD1	RSPRD0
	PACR	PA7MD	PA7MD	PA6MD	PA6MD	PA5MD	PA5MD	PA4MD	PA4MD
	PECR	PE6MD		PE5MD	PE4MD		PE4MD		
		PE3MD	PE3MD	PE2MD	PE2MD	PE1MD	PE1MD	PE0MD	PE0MD
	PSELB	PSELB15	PSELB14	PSELB13	PSELB12	PSELB11	PSELB10	PSELB0	
	PADR	PA7DT	PA6DT	PA5DT	PA4DT	PA3DT	PA2DT	PA1DT	PA0DT
	PJDR	PJ6DT		PJ5DT	PJ4DT	PJ3DT	PJ2DT	PJ1DT	PJ0DT

Item	Page	Revision (See Manual for Details)																																																																																																																							
37.3 Register States in Each Operating Mode	1289 to 1304	Amended, and SPICR_0 and SPICR_1 deleted.																																																																																																																							
		<table border="1"> <thead> <tr> <th>Register Abbreviation</th> <th>Power-On Reset*¹</th> <th>Manual Reset*¹</th> <th>Software Standby</th> <th>Module Standby</th> <th>Sleep</th> <th>Module</th> </tr> </thead> <tbody> <tr> <td>IRR9</td> <td>Initialized</td> <td>Initialized</td> <td>Retained</td> <td>—</td> <td>Retained</td> <td>INTC</td> </tr> <tr> <td>IRR10</td> <td>Initialized</td> <td>Initialized</td> <td>Retained</td> <td>—</td> <td>Retained</td> <td></td> </tr> <tr> <td>IRR0</td> <td>Initialized</td> <td>Initialized</td> <td>Retained</td> <td>—</td> <td>Retained</td> <td></td> </tr> <tr> <td>UCLKCR</td> <td>Initialized</td> <td>Retained</td> <td>Retained</td> <td>—</td> <td>Retained</td> <td>CPG</td> </tr> <tr> <td>MCLKCR</td> <td>Initialized</td> <td>Retained</td> <td>Retained</td> <td>—</td> <td>Retained</td> <td></td> </tr> <tr> <td>FRQCR</td> <td>Initialized⁶</td> <td>Retained</td> <td>Retained</td> <td>—</td> <td>Retained</td> <td></td> </tr> <tr> <td>WTCNT</td> <td>Initialized⁶</td> <td>Retained</td> <td>Retained</td> <td>—</td> <td>Retained</td> <td>WDT</td> </tr> <tr> <td>WTCSR</td> <td>Initialized⁶</td> <td>Retained</td> <td>Retained</td> <td>—</td> <td>Retained</td> <td></td> </tr> <tr> <td>SCIMR</td> <td>Initialized</td> <td>Initialized</td> <td>Retained</td> <td>Retained</td> <td>Retained</td> <td>IrDA (SCI F0)</td> </tr> <tr> <td>ADDRA</td> <td>Initialized</td> <td>Initialized</td> <td>Initialized</td> <td>Initialized</td> <td>Retained</td> <td>ADC</td> </tr> <tr> <td>ADDRB</td> <td>Initialized</td> <td>Initialized</td> <td>Initialized</td> <td>Initialized</td> <td>Retained</td> <td></td> </tr> <tr> <td>ADDRC</td> <td>Initialized</td> <td>Initialized</td> <td>Initialized</td> <td>Initialized</td> <td>Retained</td> <td></td> </tr> <tr> <td>ADDRD</td> <td>Initialized</td> <td>Initialized</td> <td>Initialized</td> <td>Initialized</td> <td>Retained</td> <td></td> </tr> <tr> <td>ADCSR</td> <td>Initialized</td> <td>Initialized</td> <td>Initialized</td> <td>Initialized</td> <td>Retained</td> <td></td> </tr> <tr> <td>DADR0</td> <td>Initialized</td> <td>Initialized</td> <td>Retained</td> <td>Retained</td> <td>Retained</td> <td>DAC</td> </tr> <tr> <td>PADR</td> <td>Initialized</td> <td>Retained</td> <td>Retained</td> <td>—</td> <td>Retained</td> <td>I/O port</td> </tr> </tbody> </table>	Register Abbreviation	Power-On Reset* ¹	Manual Reset* ¹	Software Standby	Module Standby	Sleep	Module	IRR9	Initialized	Initialized	Retained	—	Retained	INTC	IRR10	Initialized	Initialized	Retained	—	Retained		IRR0	Initialized	Initialized	Retained	—	Retained		UCLKCR	Initialized	Retained	Retained	—	Retained	CPG	MCLKCR	Initialized	Retained	Retained	—	Retained		FRQCR	Initialized ⁶	Retained	Retained	—	Retained		WTCNT	Initialized ⁶	Retained	Retained	—	Retained	WDT	WTCSR	Initialized ⁶	Retained	Retained	—	Retained		SCIMR	Initialized	Initialized	Retained	Retained	Retained	IrDA (SCI F0)	ADDRA	Initialized	Initialized	Initialized	Initialized	Retained	ADC	ADDRB	Initialized	Initialized	Initialized	Initialized	Retained		ADDRC	Initialized	Initialized	Initialized	Initialized	Retained		ADDRD	Initialized	Initialized	Initialized	Initialized	Retained		ADCSR	Initialized	Initialized	Initialized	Initialized	Retained		DADR0	Initialized	Initialized	Retained	Retained	Retained	DAC	PADR	Initialized	Retained	Retained	—	Retained	I/O port
Register Abbreviation	Power-On Reset* ¹	Manual Reset* ¹	Software Standby	Module Standby	Sleep	Module																																																																																																																			
IRR9	Initialized	Initialized	Retained	—	Retained	INTC																																																																																																																			
IRR10	Initialized	Initialized	Retained	—	Retained																																																																																																																				
IRR0	Initialized	Initialized	Retained	—	Retained																																																																																																																				
UCLKCR	Initialized	Retained	Retained	—	Retained	CPG																																																																																																																			
MCLKCR	Initialized	Retained	Retained	—	Retained																																																																																																																				
FRQCR	Initialized ⁶	Retained	Retained	—	Retained																																																																																																																				
WTCNT	Initialized ⁶	Retained	Retained	—	Retained	WDT																																																																																																																			
WTCSR	Initialized ⁶	Retained	Retained	—	Retained																																																																																																																				
SCIMR	Initialized	Initialized	Retained	Retained	Retained	IrDA (SCI F0)																																																																																																																			
ADDRA	Initialized	Initialized	Initialized	Initialized	Retained	ADC																																																																																																																			
ADDRB	Initialized	Initialized	Initialized	Initialized	Retained																																																																																																																				
ADDRC	Initialized	Initialized	Initialized	Initialized	Retained																																																																																																																				
ADDRD	Initialized	Initialized	Initialized	Initialized	Retained																																																																																																																				
ADCSR	Initialized	Initialized	Initialized	Initialized	Retained																																																																																																																				
DADR0	Initialized	Initialized	Retained	Retained	Retained	DAC																																																																																																																			
PADR	Initialized	Retained	Retained	—	Retained	I/O port																																																																																																																			
		Notes:																																																																																																																							
		5. Changes according to the status of the PC card.																																																																																																																							
		6. Not initialized by a power-on reset due to the WDT.																																																																																																																							

Section	Page	Revision																																		
Section 38 Electrical Characteristics	1309, 1310	Changed																																		
38.3 DC Characteristics																																				
Table 38.4 DC Characteristics (1) [Common]																																				
		<table border="1"> <thead> <tr> <th>Item</th> <th>Sym</th> <th>Min.</th> <th>Typ.</th> <th>Max.</th> <th>Unit</th> <th>Test Conditions</th> </tr> </thead> <tbody> <tr> <td>Analog (A/D, D/A) power supply voltage</td> <td>AV_{CC}</td> <td>3.0</td> <td>3.3</td> <td>3.6</td> <td>V</td> <td>When not in use, connect to V_{CCQ}.</td> </tr> <tr> <td>Analog USB power supply voltage</td> <td>AV_{CC_USB}</td> <td>3.0</td> <td>3.3</td> <td>3.6</td> <td>V</td> <td>When not in use, connect to V_{CCQ}.</td> </tr> <tr> <td rowspan="2">Current consumption operation</td> <td>Norm I_{CC}</td> <td>—</td> <td>230</td> <td>300</td> <td>mA</td> <td>V_{CC} = 1.5V I_φ = 133 MHz</td> </tr> <tr> <td>I_{CCQ}</td> <td>—</td> <td>60</td> <td>80</td> <td>mA</td> <td>V_{CCQ}, V_{CCQ1} = 3.3 V B_φ = 66 MHz</td> </tr> </tbody> </table>	Item	Sym	Min.	Typ.	Max.	Unit	Test Conditions	Analog (A/D, D/A) power supply voltage	AV _{CC}	3.0	3.3	3.6	V	When not in use, connect to V _{CCQ} .	Analog USB power supply voltage	AV _{CC_USB}	3.0	3.3	3.6	V	When not in use, connect to V _{CCQ} .	Current consumption operation	Norm I _{CC}	—	230	300	mA	V _{CC} = 1.5V I _φ = 133 MHz	I _{CCQ}	—	60	80	mA	V _{CCQ} , V _{CCQ1} = 3.3 V B _φ = 66 MHz
Item	Sym	Min.	Typ.	Max.	Unit	Test Conditions																														
Analog (A/D, D/A) power supply voltage	AV _{CC}	3.0	3.3	3.6	V	When not in use, connect to V _{CCQ} .																														
Analog USB power supply voltage	AV _{CC_USB}	3.0	3.3	3.6	V	When not in use, connect to V _{CCQ} .																														
Current consumption operation	Norm I _{CC}	—	230	300	mA	V _{CC} = 1.5V I _φ = 133 MHz																														
	I _{CCQ}	—	60	80	mA	V _{CCQ} , V _{CCQ1} = 3.3 V B _φ = 66 MHz																														

Item	Page	Revision (See Manual for Details)																																													
Table 38.4 DC Characteristics (2-a) [Except USB Transceiver, I ² C, ADC, and DAC Analog Related Pins]	1311	Table title amended Added and deleted																																													
		<table border="1"> <thead> <tr> <th>Item</th> <th>Symbol</th> <th>Min.</th> <th>Typ.</th> <th>Max.</th> <th>Unit</th> <th>Test Conditions</th> </tr> </thead> <tbody> <tr> <td rowspan="3">Input high voltage</td> <td>PTF5 to PTF6</td> <td>V_{IH}</td> <td>2.2</td> <td>—</td> <td>V_{CC} + 0.3</td> <td>V</td> </tr> <tr> <td>AN0/P TF1 to AN3/P TF4</td> <td></td> <td>2.0</td> <td>—</td> <td>V_{CC} + 0.3</td> <td>V</td> </tr> <tr> <td>Other input pins</td> <td></td> <td>2.2</td> <td>—</td> <td>V_{CCQ} + 0.3</td> <td>V</td> </tr> <tr> <td rowspan="3">Input low voltage</td> <td>PTF5 to PTF6</td> <td>V_{IL}</td> <td>-0.3</td> <td>—</td> <td>V_{CC} × 0.2</td> <td>V</td> </tr> <tr> <td>AN0/P TF1 to AN3/P TF4</td> <td></td> <td>-0.3</td> <td>—</td> <td>V_{CC} × 0.2</td> <td>V</td> </tr> <tr> <td>Other input pins</td> <td></td> <td>-0.3</td> <td>—</td> <td>V_{CCQ} × 0.2</td> <td>V</td> </tr> </tbody> </table>	Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	Input high voltage	PTF5 to PTF6	V _{IH}	2.2	—	V _{CC} + 0.3	V	AN0/P TF1 to AN3/P TF4		2.0	—	V _{CC} + 0.3	V	Other input pins		2.2	—	V _{CCQ} + 0.3	V	Input low voltage	PTF5 to PTF6	V _{IL}	-0.3	—	V _{CC} × 0.2	V	AN0/P TF1 to AN3/P TF4		-0.3	—	V _{CC} × 0.2	V	Other input pins		-0.3	—	V _{CCQ} × 0.2	V
Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions																																									
Input high voltage	PTF5 to PTF6	V _{IH}	2.2	—	V _{CC} + 0.3	V																																									
	AN0/P TF1 to AN3/P TF4		2.0	—	V _{CC} + 0.3	V																																									
	Other input pins		2.2	—	V _{CCQ} + 0.3	V																																									
Input low voltage	PTF5 to PTF6	V _{IL}	-0.3	—	V _{CC} × 0.2	V																																									
	AN0/P TF1 to AN3/P TF4		-0.3	—	V _{CC} × 0.2	V																																									
	Other input pins		-0.3	—	V _{CCQ} × 0.2	V																																									
Table 38.4 DC Characteristics (2-c) [USB Transceiver Related Pins]	1313	Notes: 2. AV _{CC_USB} should satisfy the condition V _{CCQ} ≤ AV _{CC_USB} and be supplied between AV _{CC_USB} and AV _{SS_USB} .																																													
38.4.2 Control Signal Timing	1319	Changed																																													
Table 38.8 Control Signal Timing		<table border="1"> <thead> <tr> <th>Item</th> <th>Symbol</th> <th>Min.</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td>RESETP pulse width</td> <td>t_{RESPW}</td> <td>20*³</td> <td>tcyc*^{2*4}</td> </tr> <tr> <td>RESETM pulse width</td> <td>t_{RESPW}</td> <td>20*³</td> <td>tcyc*^{2*4}</td> </tr> </tbody> </table>	Item	Symbol	Min.	Unit	RESETP pulse width	t _{RESPW}	20* ³	tcyc* ^{2*4}	RESETM pulse width	t _{RESPW}	20* ³	tcyc* ^{2*4}																																	
Item	Symbol	Min.	Unit																																												
RESETP pulse width	t _{RESPW}	20* ³	tcyc* ^{2*4}																																												
RESETM pulse width	t _{RESPW}	20* ³	tcyc* ^{2*4}																																												
38.4.3 AC Bus Timing	1322	Changed																																													
Table 38.9 Bus Timing		Conditions: Clock Mode 0, V _{CCQ} = 2.7 to 3.6 V, ...																																													

Item	Page	Revision (See Manual for Details)
Figures 38.14 to 38.19	1326 to 1331	The description of "Asynchronous" deleted from the figure title
38.4.6 SDRAM Timing	1349 to 1352	Figures 38.37 to 38.40 in Rev 2.00 removed
Figure 38.39 PCMCIA Memory Card Interface Bus Timing	1351	Changed
Figure 38.40 PCMCIA Memory Card Interface Bus Timing (TED[3:0] = B'0010, TEH[3:0] = B'0001, Software Wait 1, Hardware Wait 1)	1352	Changed
38.4.8 Peripheral Module Signal Timing	1355	Changed
Table 38.10 Peripheral Module Signal Timing		Conditions: $V_{CCQ} = 2.7$ to 3.6 V, $V_{CCQ1} = 2.7$ to 3.6 V or 1.65 to 1.95 V, $V_{CC} = 1.4$ to 1.6 V, $AV_{CC} = 3.0$ to 3.6 V, $T_a = -20$ to 75°C
38.4.9 16-Bit Timer Pulse Unit (TPU)	1356	Changed
Table 38.11 16-Bit Timer Pulse Unit		Conditions: $V_{CCQ} = 2.7$ to 3.6 V, $V_{CCQ1} = 2.7$ to 3.6 V or 1.65 to 1.95 V, $V_{CC} = 1.4$ to 1.6 V, $AV_{CC} = 3.0$ to 3.6 V, $T_a = -20$ to 75°C Note: * Peripheral clock ($P\phi$) cycle.
38.4.10 RTC Signal Timing	1357	Changed
Table 38.12 RTC Signal Timing		Conditions: $V_{CCQ} = 2.7$ to 3.6 V, $V_{CCQ1} = 2.7$ to 3.6 V or 1.65 to 1.95 V, $V_{CC} = 1.4$ to 1.6 V, $AV_{CC} = 3.0$ to 3.6 V, $T_a = -20$ to 75°C

Item	Page	Revision (See Manual for Details)																														
38.4.11 SCIF Module Signal Timing Table 38.13 SCIF Module Signal Timing	1358	Changed and deleted Conditions: $V_{CCQ} = 2.7$ to 3.6 V, $V_{CCQ1} = 2.7$ to 3.6 V or 1.65 to 1.95 V, $V_{CC} = 1.4$ to 1.6 V, $AV_{CC} = 3.0$ to 3.6 V, $T_a = -20$ to 75°C																														
		<table border="1"> <thead> <tr> <th>Module</th> <th>Item</th> <th>Symbol</th> <th>Min.</th> </tr> </thead> <tbody> <tr> <td>SCIF</td> <td>RTS delay time</td> <td>t_{RTSD}</td> <td>—</td> </tr> <tr> <td></td> <td>CTS setup time (Clock time)</td> <td>t_{CTSS}</td> <td>100</td> </tr> <tr> <td></td> <td>CTS hold time (Clock time)</td> <td>t_{CTSH}</td> <td>100</td> </tr> </tbody> </table>	Module	Item	Symbol	Min.	SCIF	RTS delay time	t_{RTSD}	—		CTS setup time (Clock time)	t_{CTSS}	100		CTS hold time (Clock time)	t_{CTSH}	100														
Module	Item	Symbol	Min.																													
SCIF	RTS delay time	t_{RTSD}	—																													
	CTS setup time (Clock time)	t_{CTSS}	100																													
	CTS hold time (Clock time)	t_{CTSH}	100																													
Figure 38.51 SCIF Input/Output Timing in Synchronous Mode	1359	Figure title amended																														
38.4.13 SIOF Module Signal Timing Table 38.15 SIOF Module Signal Timing	1362	Changed Conditions: $V_{CCQ} = 2.7$ to 3.6 V, $V_{CCQ1} = 2.7$ to 3.6 V or 1.65 to 1.95 V, $V_{CC} = 1.4$ to 1.6 V, $AV_{CC} = 3.0$ to 3.6 V, $T_a = -20$ to 75°C																														
38.4.14 AFEIF Module Signal Timing Table 38.16 AFEIF Module Signal Timing	1365	Changed Conditions: $V_{CCQ} = 2.7$ to 3.6 V, $V_{CCQ1} = 2.7$ to 3.6 V or 1.65 to 1.95 V, $V_{CC} = 1.4$ to 1.6 V, $AV_{CC} = 3.0$ to 3.6 V, $T_a = -20$ to 75°C Note: t_{Pcyc} is a cycle time (ns) of a peripheral clock ($P\phi$).																														
38.4.15 USB Module Signal Timing Table 38.17 USB Module Clock Timing	1366	Changed and deleted																														
		<table border="1"> <thead> <tr> <th>Item</th> <th>Symbol</th> <th>Min.</th> <th>Max.</th> <th>Unit</th> <th>Figure</th> </tr> </thead> <tbody> <tr> <td>EXTAL_USB clock frequency (48 MHz)</td> <td>f_{FREQ}</td> <td>47.9</td> <td>48.1</td> <td>MHz</td> <td>38.60</td> </tr> <tr> <td>Clock rise time</td> <td>t_{R48}</td> <td>—</td> <td>6</td> <td>ns</td> <td></td> </tr> <tr> <td>Clock fall time</td> <td>t_{F48}</td> <td>—</td> <td>6</td> <td>ns</td> <td></td> </tr> <tr> <td>Duty (HIGH/LOW)</td> <td>t_{DUTY}</td> <td>90</td> <td>110</td> <td>%</td> <td></td> </tr> </tbody> </table>	Item	Symbol	Min.	Max.	Unit	Figure	EXTAL_USB clock frequency (48 MHz)	f_{FREQ}	47.9	48.1	MHz	38.60	Clock rise time	t_{R48}	—	6	ns		Clock fall time	t_{F48}	—	6	ns		Duty (HIGH/LOW)	t_{DUTY}	90	110	%	
Item	Symbol	Min.	Max.	Unit	Figure																											
EXTAL_USB clock frequency (48 MHz)	f_{FREQ}	47.9	48.1	MHz	38.60																											
Clock rise time	t_{R48}	—	6	ns																												
Clock fall time	t_{F48}	—	6	ns																												
Duty (HIGH/LOW)	t_{DUTY}	90	110	%																												

Item	Page	Revision (See Manual for Details)								
38.4.16 LCDC Module Signal Timing	1368	Conditions added								
Table 38.20 LCDC Module Signal Timing		Conditions: $V_{CCQ} = 2.7$ to 3.6 V, $V_{CCQ1} = 2.7$ to 3.6 V or 1.65 to 1.95 V, $V_{CC} = 1.4$ to 1.6 V, $AV_{CC} = 3.0$ to 3.6 V, $T_a = -20$ to 75°C								
38.4.17 SIM Module Signal Timing	1369	Changed								
Table 38.21 SIM Module Signal Timing		Conditions: $V_{CCQ} = 2.7$ to 3.6 V, $V_{CCQ1} = 2.7$ to 3.6 V or 1.65 to 1.95 V, $V_{CC} = 1.4$ to 1.6 V, $AV_{CC} = 3.0$ to 3.6 V, $T_a = -20$ to 75°C								
		<table border="1"> <thead> <tr> <th>Item</th> <th>Symbol</th> <th>Min.</th> <th>Max.</th> </tr> </thead> <tbody> <tr> <td>SIM_CLK clock cycle</td> <td>t_{SMCYC}</td> <td>2 x tpcyc</td> <td>16 x tpcyc</td> </tr> </tbody> </table>	Item	Symbol	Min.	Max.	SIM_CLK clock cycle	t_{SMCYC}	2 x tpcyc	16 x tpcyc
Item	Symbol	Min.	Max.							
SIM_CLK clock cycle	t_{SMCYC}	2 x tpcyc	16 x tpcyc							
38.4.18 MMCIF Module Signal Timing	1370	Changed								
Table 38.22 MMCIF Module Signal Timing		Conditions: $V_{CCQ} = 2.7$ to 3.6 V, $V_{CCQ1} = 2.7$ to 3.6 V or 1.65 to 1.95 V, $V_{CC} = 1.4$ to 1.6 V, $AV_{CC} = 3.0$ to 3.6 V, $T_a = -20$ to 75°C								
38.4.19 H-UDI Related Pin Timing	1372	Conditions: $V_{CCQ} = V_{CCQ_RTC} = 2.7$ to 3.6 V, $V_{CCQ1} = 2.7$ to 3.6 V or 1.65 to 1.95 V, $V_{CC} = V_{CC_PLL1} = V_{CC_PLL2} = V_{CC_RTC} = 1.4$ to 1.6 V, $AV_{CC} = AV_{CC_USB} = 3.0$ to 3.6 V, $T_a = -20$ to 75°C								
Table 38.24 and 38.25	1374	Condition changed								
		[Before change] $AV_{CC} = 3.3 \pm 0.3\text{V}$ → [After change] $AV_{CC} = 3.0$ to 3.6 V								
38.7 AC Characteristic Test Conditions	1375	Changed								
		• Input pulse level: V_{CCQ} to V_{SSQ} , V_{CCQ1} to V_{SSQ1}								

Item	Page	Revision (See Manual for Details)	Category							Handling of Unused Pins	
Appendix A. Pin States Table A.1 Pin States	1384	Changed to 1387	PLBG 0256GA-A	PLBG 0256KA-A	Pin Name	Power-On n Reset	Manual Reset	Software Standby	Hardware Standby	Bus Release	I/O
			R17	T20	AUDSYNC/PTJ0	X	O/P	O/K	Z/Z	O/P	O/O
R18	R21	ASEMD0	I	I	I	I	I	I	Pull-up		
R19	R18	TRST/PTL7	I	I/P	Z/K	Z/Z	I/P	I/O	Pull-down		
R20	U17	VccQ	—	—	—	—	—	—			
T1	T5	A16	O	O	OZ	Z	Z	O	Open		
T2	V1	A6	O	O	OZ	Z	Z	O	Open		
T3	V2	A5	O	O	OZ	Z	Z	O	Open		
T4	T1	A12	O	O	OZ	Z	Z	O	Open		
T17	U20	TMS/PTL6	I	I/P	Z/K	Z/Z	I/P	I/O	Pull-up		
T18	T18	TCK/PTL3	I	I/P	Z/K	Z/Z	I/P	I/O	Pull-up		
T19	U21	PCC_RESET /PINT7/PTK3	V	O/I/P	O/I/P	Z/Z/Z	O/I/P	O/I/O	Open		
T20	V18	ASEBRKAK/PTJ5	V	O/P	O/K	Z/Z	O/P	O/O	Open		
U1	R4	VssQ1	—	—	—	—	—	—			
U2	T4	A9	O	O	OZ	Z	Z	O	Open		
U3	W1	A4	O	O	OZ	Z	Z	O	Open		
U4	AA3	A10	O	O	OZ	Z	Z	O	Open		
U5	Y5	D11	Z	Z	Z	Z	Z	IO	Pull-up		
U6	Y6	D8	Z	Z	Z	Z	Z	IO	Pull-up		
U19	V21	PCC_RDY/PINT6/ PTK2	V	I/I/P	Z/I/P	Z/Z/Z	I/I/P	I/I/O	Open		
V15	Y19	DREQ0/PINT0 /PTM6	V	I/I/P	Z/I/P	Z/Z/Z	I/I/P	I/I/O	Open		
V19	AA21	PCC_VS2/PINT5/ PTK1	V	I/I/P	Z/I/P	Z/Z/Z	I/I/P	I/I/O	Open		
W2	AA2	A2	O	O	OZ	Z	Z	O	Open		
W3	AA1	A1	O	O	OZ	Z	Z	O	Open		
W19	Y21	PCC_VS1/PINT4/ PTK0	V	I/I/P	Z/I/P	Z/Z/Z	I/I/P	I/I/O	Open		

Item	Page	Revision (See Manual for Details)
Table A.1 Pin States	1388	Table notes changed and added. Notes: *1 The conditions for setting USB1_P and USB1_M to Z (open) are as follows: ... *2 After negation of RESETP, USB2_P and USB2_M go low after tens of EXTAL_USB clock cycles have been input.
Table A.1 Pin States	1389	Table legends deleted and added. B: Input buffer on, output buffer on X: Undefined
B. Product Lineup	1390, 1391	Table of product lineup replaced