

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-RH8-B0352A/E	Rev.	1.00
Title	RH850 RLIN3 timeout error		Information Category	Technical Notification	
Applicable Product	See "Table 1".	Lot No.	Reference Document	See "Table 1".	
		All lot			

The limitations of RLIN3 timeout error are added as follows:

Red character: Added

1. Applicable Product and Reference Document

Table 1 Applicable Product and Reference Document

Product	User's Manual
RH850/C1M-A1, C1M-A2	R01UH0607EJ0120
RH850/D1x	R01UH0451EJ0220
RH850/F1M	R01UH0518EJ0103
RH850/F1H (R7F701501AXX/R7F701502AXX/R7F701506AXX/R7F701507AXX)	R01UH0445EJ0112
RH850/F1H-100	R01UH0631EJ0100
RH850/F1K	R01UH0562EJ0110
RH850/F1KH, F1KM	R01UH0684EJ0120
RH850/P1x-C	R01UH0517EJ0130
RH850/P1L-C	R01UH0592EJ0110
RH850/P1x	R01UH0436EJ0140
RH850/P1M-E	R01UH0585EJ0120
RH850/E2x-FCC1, E2M	R01UH0641EJ0130
RH850/E2x-FCC2, E2UH, E2H	R01UH0770EJ0110
RH850/U2A-EVA, U2A16, U2A8, U2A6	R01UH0864EJ0110

2. User's Manual Update: C1M-A1, C1M-A2

Section 13 LIN/UART Interface (RLIN3)

13.3 Registers

13.3.2 LIN Master Related Registers

13.3.2.10 RLN3nLEDE – LIN Error Detection Enable Register

FTERE Bit (Timeout Error Detection Enable)

The FTERE bit enables or disables detection of the frame timeout error or the response timeout error.

With 0 set, the frame timeout error or response timeout error is not detected.

With 1 set, the frame timeout error or response timeout error is detected.

When this bit is set to 1, the detection result is indicated in the FTER flag in the RLN3nLEST register.

With the LTES bit, either the frame timeout error or response timeout error can be selected. Do not use the timeout error if response data of 9 bytes or more is to be transmitted or received. For details on the timeout error, see **Section 13.7.7, Error Status**.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 13.4**.

13.3.2.11 RLN3nLCUC – LIN Control Register

OM0 Bit (LIN Reset)

The OM0 bit selects either causing a transition to LIN reset mode or canceling LIN reset mode.

With 0 set, LIN reset mode is caused.

With 1 set, LIN reset mode is canceled.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 13.4**.

13.3.3 LIN Slave Related Registers

13.3.3.9 RLN3nLEDE – LIN Error Detection Enable Register

TERE Bit (Timeout Error Detection Enable)

The TERE bit enables or disables detection of the frame timeout error or the response timeout error.

With 0 set, the frame timeout error or response timeout error is not detected.

With 1 set, the frame timeout error or response timeout error is detected.

When this bit is set to 1, the detection result is indicated in the TER flag in the RLN3nLEST register.

With the LTES bit, either the frame timeout error or response timeout error can be selected.

The timeout error should not be used in LIN slave mode [auto baud rate] (when the LMD[1:0] bits in the RLN3nLMD register are “10_B”).

Do not use the timeout error if response data of 9 bytes or more is to be transmitted or received.

For details on the timeout error, see **Section 13.7.7, Error Status**.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 13.4**.

13.3.3.10 RLN3nLCUC – LIN Control Register

OM0 Bit (LIN Reset)

The OM0 bit selects either causing a transition to LIN reset mode or canceling LIN reset mode.

With 0 set, LIN reset mode is caused.

With 1 set, LIN reset mode is canceled.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 13.4**.

13.7 LIN Mode

Table 13.76 Transition Condition for Operation Mode

Operation Mode Transition		Transition Condition
(1)	LIN reset mode → LIN mode • LIN operation mode	LMD bit in RLN3nLMD register = 00 _B or 10 _B or 11 _B and OM1 and OM0 bits in RLN3nLCUC register = 11 _B
(2)	LIN reset mode → LIN mode • LIN wake-up mode	LMD bit in RLN3nLMD register = 00 _B or 10 _B or 11 _B and OM1 and OM0 bits in RLN3nLCUC register = 01 _B
(3) ^{*2}	LIN mode → LIN reset mode • LIN operation mode • LIN wake-up mode	OM0 bit in RLN3nLCUC register = 0 _B
(4) ^{*1}	LIN mode → LIN mode • LIN wake-up mode	OM1 and OM0 bits in RLN3nLCUC register = 01 _B
(5) ^{*1}	LIN mode → LIN mode • LIN wake-up mode • LIN operation mode	OM1 and OM0 bits in RLN3nLCUC register = 11 _B

Note 1. Transition between LIN operation mode and LIN wake-up mode cannot be made when communication is going on (when the FTS bit in the RLN3nLTRC register is 1).

Note 2. In LIN mode, if RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1 or RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 13.4**. The procedure is to protect a RLIN3 error interrupt and clear a RLIN3 error interrupt request.




Figure 13.4 LIN reset sequence by clearing RLIN3nLCUC.OM0 to 0 when the timeout function is used

Note 1. This "n" value means interrupt number. See Section 13.1.4, Interrupt Requests and confirm interrupt numbers of RLIN3n status interrupt (n = 0 to 2) in Table 13.6. For EICn, refer to Section 6, Interrupts.

13.7.7 Error Status

13.7.7.1 LIN Master Mode

Table 13.86 Types of Error Statuses in LIN Master Mode

Status	Error Detection Condition	Operation Mode Capable of Error Detection	Communication	Enable/Disable Detection	Corresponding Bit
Bit error	The transmitted data and the data on the LIN bus monitored by the receive pin do not match ^{*1*2}	<ul style="list-style-type: none"> • LIN operation mode • LIN wake-up mode 	Cancel	√	BER flag in RLN3nLEST register
Physical bus error	<ul style="list-style-type: none"> • LIN bus is detected to be high level when sending a break • LIN bus is detected to be low level when sending a break delimiter • LIN bus is detected to be high level when sending a wake-up 	<ul style="list-style-type: none"> • LIN operation mode • LIN wake-up mode 	Cancel	√	PBER flag in RLN3nLEST register
Timeout error	A frame or response transmission/reception does not terminate within a given time ^{*3*4}	LIN operation mode	Cancel	√	FTER flag in RLN3nLEST register
Framing error	In response field reception, a stop bit of each data byte is low level	LIN operation mode	Cancel	√	FER flag in RLN3nLEST register
Checksum error	In response field reception, the result of checksum test gives an error	LIN operation mode	—	×	CSER flag in RLN3nLEST register
Response preparation error	One of the following conditions occurs in frame separate mode during a multi-byte response reception: <ul style="list-style-type: none"> • The first reception data byte is received after completion of header transmission but before a response transmission/reception request is set • The first reception data byte is received after the completion of previous data group reception before a transmission/reception request for another data group is set. 	LIN operation mode	Cancel	×	RPER flag in RLN3nLEST register

Note 1. If a bit error is detected, processing is stopped after a stop bit is sent. If a bit error is detected in a non-dataarea, such as an inter-byte space, the transmission is suspended immediately after the bit which had the error is sent. If a bit error is detected during the transmission of a wake-up, the transmission of the wake-up is canceled after the error-causing bit is sent.

Note 2. In a multi-byte response transmission, bit errors are detected also between data groups.

Note 3. The timeout time depends on the response field data length (the RFDL [3:0] bits in the RLN3nLDFC register) and the checksum selection (the CSM bit in the RLN3nLDFC register), and can be calculated from the following formula.
 When the setting of the FSM bit in the RLN3nLDFC register is 1 (i.e., frame separation mode), the timeout time is that for eight bytes until the RTS bit of the RLN3nLTRC register is set. Once the RTS bit is set, the timeout time is re-set to the time based on the response field data length (the RFDL[3:0] bits in the RLN3nLDFC register).

[Frame timeout]

On classic selection (when the LCS bit in RLN3nLDFC is 0): Timeout time = 49 + (number of data bytes + 1) × 14 [Tbit]

On enhanced selection (when the LCS bit in RLN3nLDFC is 1): Timeout time = 48 + (number of data bytes + 1) × 14 [Tbit]

The aforementioned timeout time is a time greater than the TFRAME_MAX of LIN Specification Package Revision 1.3 on classic selection, or the TFRAME_MAX of LIN Specification Package Revision 2.x on enhanced selection.

[Response timeout]

Timeout time = (number of data bytes + 1) × 14 [Tbit]

When an error is detected, time-out error detection function stops.

Note 4. If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 13.4**.

13.7.7.2 LIN Slave Mode

Table 13.87 Types of Error Statuses in LIN Slave Mode

Status	Error Detection Condition	Operation Mode Capable of Error Detection	Communication	Enable/Disable Detection	Corresponding Bit
Bit error	The transmitted data and the data on the LIN bus monitored by the receive pin do not match *1*2	<ul style="list-style-type: none"> • LIN operation mode • LIN wake-up mode 	Cancel	√	BER flag in RLN3nLEST register
Timeout error	A frame or response transmission/reception does not terminate within a given time*3 *6	LIN operation mode	Cancel	√	TER flag in RLN3nLEST register
Framing error	In response field reception, a stop bit of each data byte is low level	LIN operation mode	Cancel	√	FER flag in RLN3nLEST register
Sync field error	If the width of the break low level is greater than the width set by the LBLT bit in the RLN3nLBFC register and the sync field is not 55 _H	LIN operation mode	Cancel	√*4	SFER flag in RLN3nLEST register
Checksum error	In response field reception, the result of checksum test gives an error	LIN operation mode	—*5	×	CSER flag in RLN3nLEST register
ID parity error	If the received ID parity bit does not match the value that is automatically calculated by the LIN/UART interface	LIN operation mode	Cancel	√	IPER flag in RLN3nLEST register
Response preparation error	<ul style="list-style-type: none"> • After the reception of a header, before the first reception data byte is received, response preparation is not made in time. • Before the completion of receiving the first reception data byte for the next data group in a multi-byte response reception, response preparation for the next group is not made in time 	LIN operation mode	Cancel	×	RPER flag in RLN3nLEST register

Note 1. If a bit error is detected, processing is stopped after a stop bit is sent. If a bit error is detected in a non-data area, such as an inter-byte space, the transmission is suspended immediately after the bit which had the error is sent. If a bit error is detected during the transmission of a wake-up, the transmission of the wake-up is canceled after the error-causing bit is sent.

Note 2. In a multi-byte response transmission, bit error can be detected between data groups.

Note 3. The timeout time depends on the response field data length (the RFDL [3:0] bits in the RLN3nLDFC register) and the checksum selection (the LCS bit in the RLN3nLDFC register), and this can be calculated according to the following formula. The time-out period until the RTS or LNRR bit of the RLN3nLTRC register is set is 8 data bytes. When the RTS bit is set, the timeout time is reset to the time based on the response field data length (RFDL[3:0] bit of the RLN3nLDFC register). When the LNRR bit is set, the timeout function stops.

[Frame timeout]

On classic selection (when the LCS bit in RLN3nLDFC is 0):

$$\text{Timeout time} = 49 + (\text{number of data bytes} + 1) \times 14 \text{ [Tbit]}$$

On enhanced selection (when the LCS bit in RLN3nLDFC is 1):

$$\text{Timeout time} = 48 + (\text{number of data bytes} + 1) \times 14 \text{ [Tbit]}$$

The aforementioned timeout time is a time greater than the TFRAME_MAX of LIN Specification Package Revision 1.3 on classic selection, or the TFRAME_MAX of LIN Specification Package Revision 2.x on enhanced selection.

[Response timeout]

$$\text{Timeout time} = (\text{number of data bytes} + 1) \times 14 \text{ [Tbit]}$$

When an error is detected, time-out error detection function stops.

Note 4. Only reflection of the result to the SFER flag can be enabled/disabled. Error detection cannot be enabled/disabled.

Note 5. Checksum judgment is performed upon completion of response frame reception. In case of an error, thereceive complete flag is not set to 1.

Note 6. If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.TERE = 1), users should take the procedure shown in Figure 13.4.

3. User's Manual Update: D1x

Section 20 LIN/UART Interface (RLIN3)

20.3 Registers

20.3.2 LIN Master Related Registers

20.3.2.10 RLN3nLEDE – LIN Error Detection Enable Register

FTERE Bit (Timeout Error Detection Enable)

The FTERE bit enables or disables detection of the frame timeout error or the response timeout error.

With 0 set, the frame timeout error or response timeout error is not detected.

With 1 set, the frame timeout error or response timeout error is detected.

When this bit is set to 1, the detection result is indicated in the FTER flag in the RLN3nLEST register.

With the LTES bit, either the frame timeout error or response timeout error can be selected.

Do not use the timeout error if response data of 9 bytes or more is to be transmitted or received.

For details on the timeout error, see Section 20.7.6, Error Status.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 20.4**.

20.3.2.11 RLN3nLCUC – LIN Control Register

OM0 Bit (LIN Reset)

The OM0 bit selects either causing a transition to LIN reset mode or canceling LIN reset mode.

With 0 set, LIN reset mode is caused.

With 1 set, LIN reset mode is canceled.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 20.4**.

20.7 LIN Mode

Table 20.58 Transition Condition for Operation Mode

Operation Mode Transition		Transition Condition
(1) LIN reset mode	→ LIN mode • LIN operation mode	LMD[1:0] bit in RLN3nLMD register = 00 _B and OM1 and OM0 bits in RLN3nLCUC register = 11 _B
(2) LIN reset mode	→ LIN mode • LIN wake-up mode	LMD[1:0] bit in RLN3nLMD register = 00 _B and OM1 and OM0 bits in RLN3nLCUC register = 01 _B
(3) LIN mode ^{*2} • LIN operation mode • LIN wake-up mode	→ LIN reset mode	OM0 bit in RLN3nLCUC register = 0 _B
(4) LIN mode ^{*1} • LIN operation mode	→ LIN mode • LIN wake-up mode	OM1 and OM0 bits in RLN3nLCUC register = 01 _B
(5) LIN mode ^{*1} • LIN wake-up mode	→ LIN mode • LIN operation mode	OM1 and OM0 bits in RLN3nLCUC register = 11 _B

Note 1. Transition between LIN operation mode and LIN wake-up mode cannot be made when communication is going on (when the FTS bit in the RLN3nLTRC register is 1).

Note 2. In LIN mode, if RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1 or RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 20.4**. The procedure is to protect a RLIN3 error interrupt and clear a RLIN3 error interrupt request.




Figure 20.4 SW reset sequence when the timeout function is used

Note 1. This "n" value means interrupt number. See Section 20.1.4, Interrupt Requests and confirm interrupt numbers of RLIN3n status interrupt (n = 0 to 3) in Table 20.7. For EICn, refer to Section 7, Interrupt.

20.7.6 Error Status

Status	Error Detection Condition	Operation Mode Capable of Error Detection	Communication	Enable/Disable Detection	Corresponding Bit
Bit error	The transmitted data and the data on the LIN bus monitored by the receive pin do not match ^{*1,2}	<ul style="list-style-type: none"> LIN operation mode LIN wake-up mode 	Cancel	Enabled	BER flag in RLN3nLEST register
Physical bus error	<ul style="list-style-type: none"> LIN bus is detected to be high level when sending a break LIN bus is detected to be low level when sending a break delimiter LIN bus is detected to be high level when sending a wake-up 	<ul style="list-style-type: none"> LIN operation mode LIN wake-up mode 	Cancel	Enabled	PBER flag in RLN3nLEST register
Timeout error	A frame or response transmission/reception does not terminate within a given time ^{*3, *4}	LIN operation mode	Cancel	Enabled	FTER flag in RLN3nLEST register
Framing error	In response field reception, a stop bit of each data byte is low level	LIN operation mode	Cancel	Enabled	FER flag in RLN3nLEST register
Checksum error	In response field reception, the result of checksum test gives an error	LIN operation mode	—	Disabled	CSER flag in RLN3nLEST register
Response preparation error	One of the following conditions occurs in frame separate mode during a multi-byte response reception: <ul style="list-style-type: none"> The first reception data byte is received after completion of header transmission but before a response transmission/reception request is set The first reception data byte is received after the completion of previous data group reception before a transmission/reception request for another data group is set. 	LIN operation mode	Cancel	Disabled	RPER flag in RLN3nLEST register

Note 1. If a bit error is detected, the process is canceled after a stop bit is sent. If a bit error is detected in a non-data area, such as an inter-byte space, the transmission is canceled immediately after that area. If a bit error is detected during the transmission of a wake-up, the transmission of the wake-up is canceled after the error-causing bit is sent.

Note 2. In a multi-byte response transmission, bit errors are detected also between data groups.

Note 3. The timeout time depends on the response field data length (the RFDL [3:0] bits in the RLN3nLDFC register) and the checksum selection (the CSM bit in the RLN3nLDFC register), and this can be calculated according to the following formula:
 When the FSM bit in the RLN3nLDFC register is set to 1 (frame separate mode), the timeout time is that of the 8 data bytes until the RTS bit of the RLN3nLTRC register is set. Once the RTS bit is set, the timeout time is changed to the time based on the response field data length (the RFDL[3:0] bits in the RLN3nLDFC register).

[Frame timeout]

On classic selection (when the CSM bit in RLN3nLDFC is 0): Timeout time = 49 + (number of data bytes + 1) × 14 [Tbit]

On enhanced selection (when the CSM bit in RLN3nLDFC is 1): Timeout time = 48 + (number of data bytes + 1) × 14 [Tbit]

The aforementioned timeout time is a time greater than the TFRAME_MAX of LIN Specification Package Revision 1.3 on classic selection, or the TFRAME_MAX of LIN Specification Package Revision 2.x on enhanced selection.

[Response timeout]

Timeout time = (number of data bytes + 1) × 14 [Tbit]

When an error is detected, time-out error detection function stops.

Note 4. If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 20.4**.

4. User's Manual Update:

F1M,

F1H (R7F701501AXX/R7F701502AXX/R7F701506AXX/R7F701507AXX),

F1H-100, F1K, F1KH, F1KM

Regarding the target chapter, R01UH0518EJ0103 (F1M) is 18, R01UH0445EJ0112 (F1H) is 18,

R01UH0631EJ0100 (F1H-100) is 18, R01UH0562EJ0110 (F1K) is 19 and R01UH0684EJ0120 (F1KH, F1KM) is 22.

The following descriptions show based on RH850/F1KH, RH850/F1KM User's manual.

Section 22 LIN/UART Interface (RLIN3)

22.3 Registers

22.3.2 LIN Master Related Registers

22.3.2.10 RLN3nLEDE – LIN Error Detection Enable Register

FTERE Bit (Timeout Error Detection Enable)

The FTERE bit enables or disables detection of the frame timeout error or the response timeout error.

With 0 set, the frame timeout error or response timeout error is not detected.

With 1 set, the frame timeout error or response timeout error is detected.

When this bit is set to 1, the detection result is reflected in the FTER flag of the RLN3nLEST register.

With the LTES bit, either the frame timeout error or response timeout error can be selected.

Do not use the timeout error if response data of 9 bytes or more is to be transmitted or received.

For details on the timeout error, see **Section 22.7.7, Error Statuses**.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 22.4**.

21.3.2.11 RLN3nLCUC – LIN Control Register

OM0 Bit (LIN Reset)

The OM0 bit selects either causing a transition to LIN reset mode or canceling LIN reset mode.

With 0 set, LIN reset mode.

With 1 set, LIN reset mode is canceled.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 22.4**.

22.3.3 LIN Slave Related Registers

22.3.3.9 RLN3nLEDE – LIN Error Detection Enable Register

TERE Bit (Timeout Error Detection Enable)

The TERE bit enables or disables detection of the frame timeout error or the response timeout error.

With 0 set, the frame timeout error or response timeout error is not detected.

With 1 set, the frame timeout error or response timeout error is detected.

When this bit is set to 1, the detection result is reflected in the TER flag of the RLN3nLEST register.

With the LTES bit, either the frame timeout error or response timeout error can be selected.

The timeout error should not be used in LIN slave mode [auto baud rate] (when the LMD[1:0] bits in the RLN3nLMD register are “10_B”).

Do not use the timeout error if response data of 9 bytes or more is to be transmitted or received.

For details on the timeout error, see **Section 22.7.7, Error Statuses**.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 22.4**.

21.3.3.10 RLN3nLCUC – LIN Control Register

OM0 Bit (LIN Reset)

The OM0 bit selects either causing a transition to LIN reset mode or canceling LIN reset mode.

With 0 set, LIN/UART interface enters LIN reset mode.

With 1 set, LIN reset mode of LIN/UART interface is canceled.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 22.4**.

22.7 LIN Mode

Table 22.91 Transition Conditions for Operating Modes

Operation Mode Transition		Transition Condition
(1)	LIN reset mode → LIN mode • LIN operation mode	LMD bits in RLN3nLMD register = 00 _B or 10 _B or 11 _B and OM1 and OM0 bits in RLN3nLCUC register = 11 _B
(2)	LIN reset mode → LIN mode • LIN wake-up mode	LMD bits in RLN3nLMD register = 00 _B or 10 _B or 11 _B and OM1 and OM0 bits in RLN3nLCUC register = 01 _B
(3)*2	LIN mode → LIN reset mode • LIN operation mode • LIN wake-up mode	OM0 bit in RLN3nLCUC register = 0 _B
(4)*1	LIN mode → LIN mode • LIN operation mode • LIN wake-up mode	OM1 and OM0 bits in RLN3nLCUC register = 01 _B
(5)*1	LIN mode → LIN mode • LIN wake-up mode • LIN operation mode	OM1 and OM0 bits in RLN3nLCUC register = 11 _B

Note 1. Transition between LIN operation mode and LIN wake-up mode cannot be made when communication is in progress (when the FTS bit in the RLN3nLTRC register is 1).

Note 2. In LIN mode, if RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1 or RLN3nLEDE.TERE =1), users should take the procedure shown in **Figure 22.4**. The procedure is to protect a RLIN3 error interrupt and clear a RLIN3 error interrupt request.




Figure 22.4 LIN reset sequence by clearing RLIN3nLCUC.OM0 to 0 when the timeout function is used

Note 1. This "xxx" value means interrupt name. See Section 22.1.4, **Interrupt Requests** and confirm interrupt numbers of RLIN3n interrupt or RLIN3n status interrupt (n = 0 to 7) in Table 22.17, Table 22.18 and Table 22.19 in accordance with the value of RLIN3nLMD.LIOS. For ICxxx, refer to Section 7A **Exception/Interrupts of RH850/F1KH-D8** and Section 7BC **Exception/Interrupts of RH850/F1KM**.

22.7.7 Error Statuses

22.7.7.1 LIN Master Mode

Table 22.101 Types of Error Statuses in LIN Master Mode

Status	Error Detection Condition	Operating Mode Capable of Error Detection	Communication	Enable/Disable Detection	Corresponding Bit
Bit error	The transmitted data and the data on the LIN bus monitored by the receive pin do not match *1,*2	<ul style="list-style-type: none"> • LIN operation mode • LIN wake-up mode 	Aborted	Enabled	BER flag in RLN3nLEST register
Physical bus error	<ul style="list-style-type: none"> • LIN bus is detected to be high level when transmitting a break • LIN bus is detected to be low level when transmitting a break delimiter • LIN bus is detected to be high level when transmitting a wake-up 	<ul style="list-style-type: none"> • LIN operation mode • LIN wake-up mode 	Aborted	Enabled	PBER flag in RLN3nLEST register
Timeout error	A frame or response transmission/reception does not terminate within a given time*3*4	LIN operation mode	Aborted	Enabled	FTER flag in RLN3nLEST register
Framing error	In response field reception, the stop bit of each data byte is low level	LIN operation mode	Aborted	Enabled	FER flag in RLN3nLEST register
Checksum error	In response field reception, checksum test results in an error	LIN operation mode	—	Disabled	CSER flag in RLN3nLEST register
Response preparation error	<p>One of the following conditions occurs in frame separate mode during a multi-byte response reception:</p> <ul style="list-style-type: none"> • The first reception data byte is received after completion of header transmission but before a response transmission/reception request is specified • The first reception data byte is received after the completion of previous data group reception but before a transmission/reception request for the next data group is specified. 	LIN operation mode	Aborted	Disabled	RPER flag in RLN3nLEST register

Note 1. If a bit error is detected, processing is aborted after a stop bit is sent. If a bit error is detected in a non-data area, such as an inter-byte space, the transmission is aborted immediately after the bit that caused the error is transmitted. If a bit error is detected during the transmission of a wake-up, the transmission of the wake-up is aborted after the bit that caused the error is transmitted.

Note 2. In a multi-byte response transmission, bit errors are also detected between data groups.

Note 3. The timeout time depends on the response field data length (the RFDL [3:0] bits in the RLN3nLDFC register) and the checksum selection (the CSM bit in the RLN3nLDFC register), and can be calculated using the following formula. When the FSM bit in the RLN3nLDFC register is set to 1 (frame separate mode), the timeout time is that of the 8 data bytes until the RTS bit of the RLN3nLTRC register is set. Once the RTS bit is set, the timeout time is changed to the time based on the response field data length (the RFDL[3:0] bits in the RLN3nLDFC register).

[Frame timeout]

When classic checksum is selected (when the CSM bit in RLN3nLDFC is 0): Timeout time = 49 + (number of data bytes + 1) × 14 [Tbit]

When enhanced checksum is selected (when the CSM bit in RLN3nLDFC is 1): Timeout time = 48 + (number of data bytes + 1) × 14 [Tbit]

The aforementioned timeout time is longer than the TFRAME_MAX of LIN Specification Package Revision 1.3 when classic checksum is selected, or the TFRAME_MAX of LIN Specification Package Revision 2.x when enhanced checksum is selected.

[Response timeout]

Timeout time = (number of data bytes + 1) × 14 [Tbit]

When an error is detected, time-out error detection function stops.

Note 4. If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in Figure 22.4.

22.7.7.2 LIN Slave Mode

Table 22.102 Types of Error Statuses in LIN Slave Mode

Status	Error Detection Condition	Operating Mode Capable of Error Detection	Communication	Enable/Disable Detection	Corresponding Bit
Bit error	The transmitted data and the data on the LIN bus monitored by the receive pin do not match ^{*1 *2}	<ul style="list-style-type: none"> • LIN operation mode • LIN wake-up mode 	Aborted	Enabled	BER flag in RLN3nLEST register
Timeout error	A frame or response transmission/reception does not terminate within a given time ^{*3 *6}	LIN operation mode	Aborted	Enabled	TER flag in RLN3nLEST register
Framing error	In frame reception, the stop bit of each data byte is low level	LIN operation mode	Aborted	Enabled	FER flag in RLN3nLEST register
Sync field error	If the width of the break low level is greater than the width set by the LBLT bit in the RLN3nLBFC register and the sync field is not 55 _H	LIN operation mode	Aborted	Enabled ^{*4}	SFER flag in RLN3nLEST register
Checksum error	In response field reception, the checksum test results in an error	LIN operation mode	— ^{*5}	Disabled	CSEF flag in RLN3nLEST register
ID parity error	If the received ID parity bit does not match the value that is automatically calculated by the LINUART interface	LIN operation mode	Aborted	Enabled	IPER flag in RLN3nLEST register
Response preparation error	<ul style="list-style-type: none"> • After the reception of a header, if the response is not prepared before the first reception data byte is received • In a multi-byte response reception, if the preparation for the reception of next data group does not complete before the first reception data byte for the next data group is received 	LIN operation mode	Aborted	Disabled	RPER flag in RLN3nLEST register

Note 1. If a bit error is detected, processing is aborted after a stop bit is sent. If a bit error is detected in a non-data area, such as an inter-byte space, the transmission is aborted immediately after the bit that caused the error is transmitted. If a bit error is detected during the transmission of a wake-up, the transmission of the wake-up is aborted after the bit that caused the error is transmitted.

Note 2. In a multi-byte response transmission, bit errors are also detected between data groups.

Note 3. The timeout time depends on the response field data length (the RFDL [3:0] bits in the RLN3nLDFC register) and the checksum selection (the LCS bit in the RLN3nLDFC register), and this can be calculated according to the following formula. The timeout time is that of 8 data bytes until the RTS bit or the LNRR bit of the RLN3nLTRC register is set. When the RTS bit is set, the timeout time is changed to the time based on the response field data length (RFDL[3:0] bit of the RLN3nLDFC register). When the LNRR bit is set, the timeout function stops.

[Frame timeout]

When classic checksum is selected (when the CSM bit in RLN3nLDFC is 0): Timeout time = 49 + (number of data bytes + 1) × 14 [Tbit]

When enhanced checksum is selected (when the CSM bit in RLN3nLDFC is 1): Timeout time = 48 + (number of data bytes + 1) × 14 [Tbit]

The aforementioned timeout time is longer than the TFRAME_MAX of LIN Specification Package Revision 1.3 when classic checksum is selected, or the TFRAME_MAX of LIN Specification Package Revision 2.x when enhanced checksum is selected.

[Response timeout]

Timeout time = (number of data bytes + 1) × 14 [Tbit]

When an error is detected, time-out error detection function stops.

Note 4. Only reflection of the result to the SFER flag can be enabled/disabled. Error detection cannot be enabled/disabled.

Note 5. Checksum determination is performed upon completion of response frame reception. In case of an error, the successful reception flag is not set to 1.

Note 6. If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 22.4**.

5. User's Manual Update: P1x-C

Section 18 LIN/UART Interface (RLIN3)

18.3 Registers

18.3.2 LIN Master Related Registers

18.3.2.10 RLN3nLEDE – LIN Error Detection Enable Register

FTERE Bit (Timeout Error Detection Enable)

The FTERE bit enables or disables detection of the frame timeout error or the response timeout error.

With 0 set, the frame timeout error or response timeout error is not detected.

With 1 set, the frame timeout error or response timeout error is detected.

When this bit is set to 1, the detection result is indicated in the FTER flag in the RLN3nLEST register.

With the LTES bit, either the frame timeout error or response timeout error can be selected.

Do not use the timeout error if response data of 9 bytes or more is to be transmitted or received.

For details on the timeout error, see **Section 18.5.3.7, Error Status**.

Timeout error should be disabled for data group communication.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 18.4**.

18.3.2.11 RLN3nLCUC – LIN Control Register

OM0 Bit (LIN Reset)

The OM0 bit selects either causing a transition to LIN reset mode or canceling LIN reset mode.

With 0 set, LIN reset mode is caused.

With 1 set, LIN reset mode is canceled.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 18.4**.

18.3.3 LIN Slave Related Registers

18.3.3.9 RLN3nLEDE – LIN Error Detection Enable Register

TERE Bit (Timeout Error Detection Enable)

The TERE bit enables or disables detection of the frame timeout error or the response timeout error.

With 0 set, the frame timeout error or response timeout error is not detected.

With 1 set, the frame timeout error or response timeout error is detected.

When this bit is set to 1, the detection result is indicated in the TER flag in the RLN3nLEST register.

With the LTES bit, either the frame timeout error or response timeout error can be selected.

The timeout error should not be used in LIN slave mode [auto baud rate] (when the LMD[1:0] bits in the RLN3nLMD register are “10_B”).

Do not use the timeout error if response data of 9 bytes or more is to be transmitted or received.

For details on the timeout error, see **Section 18.5.3.7, Error Status**.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 18.4**.

18.3.3.10 RLN3nLCUC – LIN Control Register

OM0 Bit (LIN Reset)

The OM0 bit selects either causing a transition to LIN reset mode or canceling LIN reset mode.

With 0 set, LIN reset mode.

With 1 set, LIN reset mode is canceled.

It takes 3 peripheral clock cycles + 4 communication clock cycles, until the OMM0 bit in the RLN3nLMST register reflects the OM0 bit setting in the RLN3nLCUC register.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 18.4**.

18.5 Operation

18.5.3 LIN Mode

Table 18.74 Transition condition for Operation Mode

Operation mode transition		Transition condition
(1) LIN reset mode	→ LIN mode - LIN operation mode	LMD bit in RLN3nLMD register = 00 _B or 10 _B or 11 _B and OM1 and OM0 bits in RLN3nLCUC register = 11 _B
(2) LIN reset mode	→ LIN mode - LIN wake-up mode	LMD bit in RLN3nLMD register = 00 _B or 10 _B or 11 _B and OM1 and OM0 bits in RLN3nLCUC register = 01 _B
(3) LIN mode *2 - LIN operation mode - LIN wake-up mode	→ LIN reset mode	OM0 bit in LCUC register = 0 _B
(4) LIN mode *1 - LIN operation mode	→ LIN mode - LIN wake-up mode	OM1 and OM0 bits in RLN3nLCUC register = 01 _B
(5) LIN mode *1 - LIN wake-up mode	→ LIN mode - LIN operation mode	OM1 and OM0 bits in RLN3nLCUC register = 11 _B

Note 1. Transition between LIN operation mode and LIN wake-up mode cannot be made when communication is going on (when the FTS bit in the RLN3nLTRC register is 1).

Note 2. In LIN mode, if RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1 or RLN3nLEDE.TERE =1), users should take the procedure shown in **Figure 18.4**. The procedure is to protect a RLIN3 error interrupt and clear a RLIN3 error interrupt request.




Figure 18.4 LIN reset sequence by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used

Note 1. This "n" value means interrupt number. See Section 18.1.4, Interrupt Requests and confirm interrupt numbers of RLIN3n status interrupt (n = 0 to 5) in Table 18.6. For EICn, refer to Section 6, Interrupts.

18.5.3.7 Error Status

(1) LIN Master Mode

Table 18.84 Types of Error Statuses in LIN Master Mode

Status	Error detection condition	Operation mode capable of error detection	Communication	Enable/disable detection	Corresponding bit
Bit error	The transmitted data and the data on the LIN bus monitored by the receive pin do not match ^{*1,2}	<ul style="list-style-type: none"> LIN operation mode LIN wake-up mode 	Cancel	Enabled	BER flag in RLN3nLEST register
Physical bus error	<ul style="list-style-type: none"> LIN bus is detected to be high level when sending a break LIN bus is detected to be low level when sending a break delimiter LIN bus is detected to be high level when sending a wake-up 	<ul style="list-style-type: none"> LIN operation mode LIN wake-up mode 	Cancel	Enabled	PBER flag in RLN3nLEST register
Timeout error	A frame or response transmission/reception does not terminate within a given time ^{*3,4}	LIN operation mode	Cancel	Enabled	FTER flag in RLN3nLEST register
Framing error	In response field reception, a stop bit of each data byte is low level	LIN operation mode	Cancel	Enabled	FER flag in RLN3nLEST register
Checksum error	In response field reception, the result of checksum test gives an error	LIN operation mode	—	Disabled	CSER flag in RLN3nLEST register
Response preparation error	<p>One of the following conditions occurs in frame combined mode during a multi-byte response reception:</p> <ul style="list-style-type: none"> The first reception data byte is received after completion of header transmission but before a response transmission/reception request is set The first reception data byte is received after the completion of previous data group reception before a transmission/reception request for another data group is set. 	LIN operation mode	Cancel	Disabled	RPER flag in RLN3nLEST register

Note 1. If a bit error is detected, the process is canceled after a stop bit is sent. If a bit error is detected in a non-data area, such as an inter-byte space, the transmission is canceled immediately after that area. If a bit error is detected during the transmission of a wake-up, the transmission of the wake-up is canceled after the error-causing bit is sent.

Note 2. In a multi-byte response transmission, bit errors are detected also between data groups.

Note 3. The timeout time depends on the response field data length (the RFDL [3:0] bits in the RLN3nLDFC register) and the checksum selection (the CSM bit in the RLN3nLDFC register), and this can be calculated according to the following formula:

[Frame timeout]

On classic selection (when the CSM bit in RLN3nLDFC is 0): Timeout time = 49 + (number of data bytes + 1) × 14 [Tbit]

On enhanced selection (when the CSM bit in RLN3nLDFC is 1): Timeout time = 48 + (number of data bytes + 1) × 14 [Tbit]

The aforementioned timeout time is a time greater than the TFRAME_MAX of LIN Specification Package Revision 1.3 on classic selection, or the TFRAME_MAX of LIN Specification Package Revision 2.x on enhanced selection.

[Response timeout]

Timeout time = (number of data bytes + 1) × 14 [Tbit]

Note 4. If RLN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in Figure 18.4.

(2) LIN Slave Mode

Table 18.85 Types of Error Statuses in LIN Slave Mode

Status	Error detection condition	Operation mode capable of error detection	Communication	Enable/disable detection	Corresponding bit
Bit error	The transmitted data and the data on the LIN bus monitored by the receive pin do not match ¹ ₂	<ul style="list-style-type: none"> LIN operation mode LIN wake-up mode 	Cancel	Enabled	BER flag in RLN3nLEST register
Timeout error	A frame or response transmission/reception does not terminate within a given time ^{3,6}	LIN operation mode	Cancel	Enabled	TER flag in RLN3nLEST register
Framing error	In response field reception, a stop bit of each data byte is low level	LIN operation mode	Cancel	Enabled	FER flag in RLN3nLEST register
Sync field error	If the width of the break low level is greater than the width set by the LBLT bit in the RLN3nLBFC register and the sync field is not 55 _H	LIN operation mode	Cancel	Enabled ⁴	SFER flag in RLN3nLEST register
Checksum error	In response field reception, the result of checksum test gives an error	LIN operation mode	— ⁵	Disabled	CSEF flag in RLN3nLEST register
ID parity error	If the received ID parity bit does not match the value that is automatically calculated by the LIN/UART interface	LIN operation mode	Cancel	Enabled	IPER flag in RLN3nLEST register
Response preparation error	<ul style="list-style-type: none"> After the reception of a header, before the first reception data byte is received, response preparation is not made in time. Before the completion of receiving the first reception data byte for the next data group in a multi-byte response reception, response preparation for the next group is not made in time 	LIN operation mode	Cancel	Disabled	RPER flag in RLN3nLEST register

Note 1. If a bit error is detected, the process is canceled after a stop bit is sent. If a bit error is detected in a non-data area, such as an inter-byte space, the transmission is canceled immediately after that area. If a bit error is detected during the transmission of a wake-up, the transmission of the wake-up is canceled after the error-causing bit is sent.

Note 2. In a multi-byte response transmission, bit error can be detected between data groups.

Note 3. The timeout time depends on the response field data length (the RFDL [3:0] bits in the RLN3nLDFC register) and the checksum selection (the LCS bit in the RLN3nLDFC register), and this can be calculated according to the following formula. The time-out period until the RTS or LNRR bit of the RLN3nLTRC register is set is 8 data bytes. When the RTS bit is set, the timeout time is reset to the time based on the response field data length (RFDL[3:0] bit of the RLN3nLDFC register). When the LNRR bit is set, the timeout function stops.

[Frame timeout]

On classic selection (when the CSM bit in RLN3nLDFC is 0): Timeout time = 49 + (number of data bytes + 1) × 14 [Tbit]

On enhanced selection (when the CSM bit in RLN3nLDFC is 1): Timeout time = 48 + (number of data bytes + 1) × 14 [Tbit]

The aforementioned timeout time is a time greater than the TFRAME_MAX of LIN Specification Package Revision 1.3 on classic selection, or the TFRAME_MAX of LIN Specification Package Revision 2.x on enhanced selection.

[Response timeout]

Timeout time = (number of data bytes + 1) × 14 [Tbit]

Note 4. Only reflection of the result to the SFER flag can be enabled/disabled. Error detection cannot be enabled/disabled.

Note 5. Checksum judgment is performed upon completion of response frame reception. In case of an error, the receive complete flag is not set to 1.

Note 6. If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 18.4**.

6. User's Manual Update: P1L-C

Section 16 LIN/UART Interface (RLIN3)

16.3 Registers

16.3.2 LIN Master Related Registers

16.3.2.10 RLN3nLEDE – LIN Error Detection Enable Register

FTERE Bit (Timeout Error Detection Enable)

The FTERE bit enables or disables detection of the frame timeout error or the response timeout error.

With 0 set, the frame timeout error or response timeout error is not detected.

With 1 set, the frame timeout error or response timeout error is detected.

When this bit is set to 1, the detection result is indicated in the FTER flag in the RLN3nLEST register.

With the LTES bit, either the frame timeout error or response timeout error can be selected.

Do not use the timeout error if response data of 9 bytes or more is to be transmitted or received.

For details on the timeout error, see **Section 16.5.3.7, Error Status**.

Timeout error should be disabled for data group communication.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 16.4**

16.3.2.11 RLN3nLCUC – LIN Control Register

OM0 Bit (LIN Reset)

The OM0 bit selects either causing a transition to LIN reset mode or canceling LIN reset mode.

With 0 set, LIN reset mode is caused.

With 1 set, LIN reset mode is canceled.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 16.4**.

16.3.3 LIN Slave Related Registers

16.3.3.9 RLN3nLEDE – LIN Error Detection Enable Register

TERE Bit (Timeout Error Detection Enable)

The TERE bit enables or disables detection of the frame timeout error or the response timeout error.

With 0 set, the frame timeout error or response timeout error is not detected.

With 1 set, the frame timeout error or response timeout error is detected.

When this bit is set to 1, the detection result is indicated in the TER flag in the RLN3nLEST register.

With the LTES bit, either the frame timeout error or response timeout error can be selected.

The timeout error should not be used in LIN slave mode [auto baud rate] (when the LMD[1:0] bits in the RLN3nLMD register are “10_B”).

Do not use the timeout error if response data of 9 bytes or more is to be transmitted or received.

For details on the timeout error, see **Section 16.5.3.7, Error Status**.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 16.4**.

16.3.3.10 RLN3nLCUC – LIN Control Register

OM0 Bit (LIN Reset)

The OM0 bit selects either causing a transition to LIN reset mode or canceling LIN reset mode.

With 0 set, LIN reset mode.

With 1 set, LIN reset mode is canceled.

It takes 3 peripheral clock cycles + 4 communication clock cycles, until the OMM0 bit in the RLN3nLMST register reflects the OM0 bit setting in the RLN3nLCUC register.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 16.4**.

16.5 Operation

16.5.3 LIN Mode

Table 16.74 Transition condition for Operation Mode

Operation mode transition		Transition condition
(1) LIN reset mode	→ LIN mode - LIN operation mode	LMD bit in RLN3nLMD register = 00 _B or 10 _B or 11 _B and OM1 and OM0 bits in RLN3nLCUC register = 11 _B
(2) LIN reset mode	→ LIN mode - LIN wake-up mode	LMD bit in RLN3nLMD register = 00 _B or 10 _B or 11 _B and OM1 and OM0 bits in RLN3nLCUC register = 01 _B
(3) LIN mode *2 - LIN operation mode - LIN wake-up mode	→ LIN reset mode	OM0 bit in LCUC register = 0 _B
(4) LIN mode *1 - LIN operation mode	→ LIN mode - LIN wake-up mode	OM1 and OM0 bits in RLN3nLCUC register = 01 _B
(5) LIN mode *1 - LIN wake-up mode	→ LIN mode - LIN operation mode	OM1 and OM0 bits in RLN3nLCUC register = 11 _B

Note 1. Transition between LIN operation mode and LIN wake-up mode cannot be made when communication is going on (when the FTS bit in the RLN3nLTRC register is 1).

Note 2. In LIN mode, if RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1 or RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 16.4**. The procedure is to protect a RLIN3 error interrupt and clear a RLIN3 error interrupt request.




Figure 16.4 LIN reset sequence by clearing RLIN3nLCUC.OM0 to 0 when the timeout function is used

Note 1. This "n" value means interrupt number. See Section 16.1.4, Interrupt Requests and confirm interrupt numbers of RLIN3n status interrupt (n = 0 to 5) in Table 16.6. For EICn, refer to Section 6, Interrupts.

16.5.3.7 Error Status

(1) LIN Master Mode

Table 16.84 Types of Error Statuses in LIN Master Mode

Status	Error detection condition	Operation mode capable of error detection	Communication	Enable/disable detection	Corresponding bit
Bit error	The transmitted data and the data on the LIN bus monitored by the receive pin do not match ^{*1,2}	<ul style="list-style-type: none"> LIN operation mode LIN wake-up mode 	Cancel	Enabled	BER flag in RLN3nLEST register
Physical bus error	<ul style="list-style-type: none"> LIN bus is detected to be high level when sending a break LIN bus is detected to be low level when sending a break delimiter LIN bus is detected to be high level when sending a wake-up 	<ul style="list-style-type: none"> LIN operation mode LIN wake-up mode 	Cancel	Enabled	PBER flag in RLN3nLEST register
Timeout error	A frame or response transmission/reception does not terminate within a given time ^{*3,4}	LIN operation mode	Cancel	Enabled	FTER flag in RLN3nLEST register
Framing error	In response field reception, a stop bit of each data byte is low level	LIN operation mode	Cancel	Enabled	FER flag in RLN3nLEST register
Checksum error	In response field reception, the result of checksum test gives an error	LIN operation mode	—	Disabled	CSER flag in RLN3nLEST register
Response preparation error	<p>One of the following conditions occurs in frame combined mode during a multi-byte response reception:</p> <ul style="list-style-type: none"> The first reception data byte is received after completion of header transmission but before a response transmission/reception request is set The first reception data byte is received after the completion of previous data group reception before a transmission/reception request for another data group is set. 	LIN operation mode	Cancel	Disabled	RPER flag in RLN3nLEST register

Note 1. If a bit error is detected, the process is canceled after a stop bit is sent. If a bit error is detected in a non-data area, such as an inter-byte space, the transmission is canceled immediately after that area. If a bit error is detected during the transmission of a wake-up, the transmission of the wake-up is canceled after the error-causing bit is sent.

Note 2. In a multi-byte response transmission, bit errors are detected also between data groups.

Note 3. The timeout time depends on the response field data length (the RFDL [3:0] bits in the RLN3nLDFC register) and the checksum selection (the CSM bit in the RLN3nLDFC register), and this can be calculated according to the following formula:

[Frame timeout]

On classic selection (when the CSM bit in RLN3nLDFC is 0): Timeout time = 49 + (number of data bytes + 1) × 14 [Tbit]

On enhanced selection (when the CSM bit in RLN3nLDFC is 1): Timeout time = 48 + (number of data bytes + 1) × 14 [Tbit]

The aforementioned timeout time is a time greater than the TFRAME_MAX of LIN Specification Package Revision 1.3 on classic selection, or the TFRAME_MAX of LIN Specification Package Revision 2.x on enhanced selection.

[Response timeout]

Timeout time = (number of data bytes + 1) × 14 [Tbit]

Note 4. If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in Figure 16.4

(2) LIN Slave Mode

Table 16.85 Types of Error Statuses in LIN Slave Mode

Status	Error detection condition	Operation mode capable of error detection	Communication	Enable/disable detection	Corresponding bit
Bit error	The transmitted data and the data on the LIN bus monitored by the receive pin do not match ¹ ₂	<ul style="list-style-type: none"> LIN operation mode LIN wake-up mode 	Cancel	Enabled	BER flag in RLN3nLEST register
Timeout error	A frame or response transmission/reception does not terminate within a given time ³ ₅ ⁶	LIN operation mode	Cancel	Enabled	TER flag in RLN3nLEST register
Framing error	In response field reception, a stop bit of each data byte is low level	LIN operation mode	Cancel	Enabled	FER flag in RLN3nLEST register
Sync field error	If the width of the break low level is greater than the width set by the LBLT bit in the RLN3nLBFC register and the sync field is not 55 _H	LIN operation mode	Cancel	Enabled ⁴	SFER flag in RLN3nLEST register
Checksum error	In response field reception, the result of checksum test gives an error	LIN operation mode	— ⁵	Disabled	CSEF flag in RLN3nLEST register
ID parity error	If the received ID parity bit does not match the value that is automatically calculated by the LIN/UART interface	LIN operation mode	Cancel	Enabled	IPER flag in RLN3nLEST register
Response preparation error	<ul style="list-style-type: none"> After the reception of a header, before the first reception data byte is received, response preparation is not made in time. Before the completion of receiving the first reception data byte for the next data group in a multi-byte response reception, response preparation for the next group is not made in time 	LIN operation mode	Cancel	Disabled	RPER flag in RLN3nLEST register

Note 1. If a bit error is detected, the process is canceled after a stop bit is sent. If a bit error is detected in a non-data area, such as an inter-byte space, the transmission is canceled immediately after that area. If a bit error is detected during the transmission of a wake-up, the transmission of the wake-up is canceled after the error-causing bit is sent.

Note 2. In a multi-byte response transmission, bit error can be detected between data groups.

Note 3. The timeout time depends on the response field data length (the RFDL [3:0] bits in the RLN3nLDFC register) and the checksum selection (the LCS bit in the RLN3nLDFC register), and this can be calculated according to the following formula. The time-out period until the RTS or LNRR bit of the RLN3nLTRC register is set is 8 data bytes. When the RTS bit is set, the timeout time is reset to the time based on the response field data length (RFDL[3:0] bit of the RLN3nLDFC register). When the LNRR bit is set, the timeout function stops.

[Frame timeout]

On classic selection (when the CSM bit in RLN3nLDFC is 0): Timeout time = 49 + (number of data bytes + 1) × 14 [Tbit]

On enhanced selection (when the CSM bit in RLN3nLDFC is 1): Timeout time = 48 + (number of data bytes + 1) × 14 [Tbit]

The aforementioned timeout time is a time greater than the TFRAME_MAX of LIN Specification Package Revision 1.3 on classic selection, or the TFRAME_MAX of LIN Specification Package Revision 2.x on enhanced selection.

[Response timeout]

Timeout time = (number of data bytes + 1) × 14 [Tbit]

Note 4. Only reflection of the result to the SFER flag can be enabled/disabled. Error detection cannot be enabled/disabled.

Note 5. Checksum judgment is performed upon completion of response frame reception. In case of an error, the receive complete flag is not set to 1.

Note 6. If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 16.4**.

7. User's Manual Update: P1x

Section 16 LIN/UART Interface (RLIN3)

16.3 Registers

16.3.2.10 RLN3nLEDE – LIN Error Detection Enable Register

FTERE Bit (Timeout Error Detection Enable)

The FTERE bit enables or disables detection of the frame timeout error or the response timeout error.

With 0 set, the frame timeout error or response timeout error is not detected.

With 1 set, the frame timeout error or response timeout error is detected.

When this bit is set to 1, the detection result is indicated in the FTER flag in the RLN3nLEST register.

With the LTES bit, either the frame timeout error or response timeout error can be selected.

Do not use the timeout error if response data of 9 bytes or more is to be transmitted or received.

For details on the timeout error, see **Section 16.7.6, Error Status**.

Timeout error should be disabled for data group communication.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 16.4**.

16.3.2.11 RLN3nLCUC – LIN Control Register

OM0 Bit (LIN Reset)

The OM0 bit selects either causing a transition to LIN reset mode or canceling LIN reset mode.

With 0 set, LIN reset mode is caused.

With 1 set, LIN reset mode is canceled.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 16.4**.

16.7 LIN Mode

Table 16.58 Transition Condition for Operation Mode

Operation mode transition		Transition condition
(1) LIN reset mode	→ LIN mode - LIN operation mode	LMD bit in RLN3nLMD register = 00 _B or 10 _B or 11 _B and OM1 and OM0 bits in RLN3nLCUC register = 11 _B
(2) LIN reset mode	→ LIN mode - LIN wake-up mode	LMD bit in RLN3nLMD register = 00 _B or 10 _B or 11 _B and OM1 and OM0 bits in RLN3nLCUC register = 01 _B
(3) LIN mode *2 - LIN operation mode - LIN wake-up mode	→ LIN reset mode	OM0 bit in LCUC register = 0 _B
(4) LIN mode *1 - LIN operation mode	→ LIN mode - LIN wake-up mode	OM1 and OM0 bits in RLN3nLCUC register = 01 _B
(5) LIN mode *1 - LIN wake-up mode	→ LIN mode - LIN operation mode	OM1 and OM0 bits in RLN3nLCUC register = 11 _B

Note 1. Transition between LIN operation mode and LIN wake-up mode cannot be made when communication is going on (when the FTS bit in the RLN3nLTRC register is 1).

Note 2. In LIN mode, if RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1 or RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 16.4**. The procedure is to protect a RLIN3 error interrupt and clear a RLIN3 error interrupt request.




Figure 16.4 LIN reset sequence by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used

Note 1. This "n" value means interrupt number. See Section 16.1.4, Interrupt Requests and confirm interrupt numbers of RLIN3n status interrupt (n = 0 to 5) in Table 16.6. For EICn, refer to Section 6, Interrupts.

16.7.6 Error Status

16.7.6.1 LIN Master Mode

Table 16.63 Types of Error Statuses in LIN Master Mode

Status	Error detection condition	Operation mode capable of error detection	Communication	Enable/disable detection	Corresponding bit
Bit error	The transmitted data and the data on the LIN bus monitored by the receive pin do not match ^{*1,2}	<ul style="list-style-type: none"> LIN operation mode LIN wake-up mode 	Cancel	Enabled	BER flag in RLN3nLEST register
Physical bus error	<ul style="list-style-type: none"> LIN bus is detected to be high level when sending a break LIN bus is detected to be low level when sending a break delimiter LIN bus is detected to be high level when sending a wake-up 	<ul style="list-style-type: none"> LIN operation mode LIN wake-up mode 	Cancel	Enabled	PBER flag in RLN3nLEST register
Timeout error	A frame or response transmission/reception does not terminate within a given time ^{*3,4}	LIN operation mode	Cancel	Enabled	FTER flag in RLN3nLEST register
Framing error	In response field reception, a stop bit of each data byte is low level	LIN operation mode	Cancel	Enabled	FER flag in RLN3nLEST register
Checksum error	In response field reception, the result of checksum test gives an error	LIN operation mode	—	Disabled	CSER flag in RLN3nLEST register
Response preparation error	One of the following conditions occurs in frame combined mode during a multi-byte response reception: <ul style="list-style-type: none"> The first reception data byte is received after completion of header transmission but before a response transmission/reception request is set The first reception data byte is received after the completion of previous data group reception before a transmission/reception request for another data group is set. 	LIN operation mode	Cancel	Disabled	RPER flag in RLN3nLEST register

Note 1. If a bit error is detected, the process is canceled after a stop bit is sent. If a bit error is detected in a non-data area, such as an inter-byte space, the transmission is canceled immediately after that area. If a bit error is detected during the transmission of a wake-up, the transmission of the wake-up is canceled after the error-causing bit is sent.

Note 2. In a multi-byte response transmission, bit errors are detected also between data groups.

Note 3. The timeout time depends on the response field data length (the RFDL [3:0] bits in the RLN3nLDFC register) and the checksum selection (the CSM bit in the RLN3nLDFC register), and this can be calculated according to the following formula:

[Frame timeout]

On classic selection (when the CSM bit in RLN3nLDFC is 0): Timeout time = 49 + (number of data bytes + 1) × 14 [Tbit]

On enhanced selection (when the CSM bit in RLN3nLDFC is 1): Timeout time = 48 + (number of data bytes + 1) × 14 [Tbit]

The aforementioned timeout time is a time greater than the TFRAME_MAX of LIN Specification Package Revision 1.3 on classic selection, or the TFRAME_MAX of LIN Specification Package Revision 2.x on enhanced selection.

[Response timeout]

Timeout time = (number of data bytes + 1) × 14 [Tbit]

Note 4. If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in Figure 16.4.

8. User's Manual Update: P1M-E

Section 16 LIN/UART Interface (RLIN3)

16.3 Registers

16.3.2.10 RLN3nLEDE – LIN Error Detection Enable Register

FTERE Bit (Timeout Error Detection Enable)

The FTERE bit enables or disables detection of the frame timeout error or the response timeout error.

With 0 set, the frame timeout error or response timeout error is not detected.

With 1 set, the frame timeout error or response timeout error is detected.

When this bit is set to 1, the detection result is indicated in the FTER flag in the RLN3nLEST register.

With the LTES bit, either the frame timeout error or response timeout error can be selected.

Do not use the timeout error if response data of 9 bytes or more is to be transmitted or received.

For details on the timeout error, see **Section 16.7.6, Error Status**.

Timeout error should be disabled for data group communication.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 16.4**.

16.3.2.11 RLN3nLCUC – LIN Control Register

OM0 Bit (LIN Reset)

The OM0 bit selects either causing a transition to LIN reset mode or canceling LIN reset mode.

With 0 set, LIN reset mode is caused.

With 1 set, LIN reset mode is canceled.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 16.4**.

16.7 LIN Mode

Table 16.59 Transition Condition for Operation Mode

Operation mode transition		Transition condition
(1) LIN reset mode	→ LIN mode - LIN operation mode	LMD bit in RLN3nLMD register = 00 _B or 10 _B or 11 _B and OM1 and OM0 bits in RLN3nLCUC register = 11 _B
(2) LIN reset mode	→ LIN mode - LIN wake-up mode	LMD bit in RLN3nLMD register = 00 _B or 10 _B or 11 _B and OM1 and OM0 bits in RLN3nLCUC register = 01 _B
(3) LIN mode *2 - LIN operation mode - LIN wake-up mode	→ LIN reset mode	OM0 bit in LCUC register = 0 _B
(4) LIN mode *1 - LIN operation mode	→ LIN mode - LIN wake-up mode	OM1 and OM0 bits in RLN3nLCUC register = 01 _B
(5) LIN mode *1 - LIN wake-up mode	→ LIN mode - LIN operation mode	OM1 and OM0 bits in RLN3nLCUC register = 11 _B

Note 1. Transition between LIN operation mode and LIN wake-up mode cannot be made when communication is going on (when the FTS bit in the RLN3nLTRC register is 1).

Note 2. In LIN mode, if RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1 or RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 16.4**. The procedure is to protect a RLIN3 error interrupt and clear a RLIN3 error interrupt request.




Figure 16.4 LIN reset sequence by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used

Note 1. This "n" value means interrupt number. See Section 16.1.4, Interrupt Requests and confirm interrupt numbers of RLIN3n status interrupt (n = 0 to 5) in Table 16.7. For EICn, refer to Section 6, Interrupts.

16.7.6 Error Status

16.7.6.1 LIN Master Mode

Table 16.64 Types of Error Statuses in LIN Master Mode

Status	Error detection condition	Operation mode capable of error detection	Communication	Enable/disable detection	Corresponding bit
Bit error	The transmitted data and the data on the LIN bus monitored by the receive pin do not match ^{*1,2}	<ul style="list-style-type: none"> LIN operation mode LIN wake-up mode 	Cancel	Enabled	BER flag in RLN3nLEST register
Physical bus error	<ul style="list-style-type: none"> LIN bus is detected to be high level when sending a break LIN bus is detected to be low level when sending a break delimiter LIN bus is detected to be high level when sending a wake-up 	<ul style="list-style-type: none"> LIN operation mode LIN wake-up mode 	Cancel	Enabled	PBER flag in RLN3nLEST register
Timeout error	A frame or response transmission/reception does not terminate within a given time ^{*3,4}	LIN operation mode	Cancel	Enabled	FTER flag in RLN3nLEST register
Framing error	In response field reception, a stop bit of each data byte is low level	LIN operation mode	Cancel	Enabled	FER flag in RLN3nLEST register
Checksum error	In response field reception, the result of checksum test gives an error	LIN operation mode	—	Disabled	CSER flag in RLN3nLEST register
Response preparation error	<p>One of the following conditions occurs in frame combined mode during a multi-byte response reception:</p> <ul style="list-style-type: none"> The first reception data byte is received after completion of header transmission but before a response transmission/reception request is set The first reception data byte is received after the completion of previous data group reception before a transmission/reception request for another data group is set. 	LIN operation mode	Cancel	Disabled	RPER flag in RLN3nLEST register

Note 1. If a bit error is detected, the process is canceled after a stop bit is sent. If a bit error is detected in a non-data area, such as an inter-byte space, the transmission is canceled immediately after that area. If a bit error is detected during the transmission of a wake-up, the transmission of the wake-up is canceled after the error-causing bit is sent.

Note 2. In a multi-byte response transmission, bit errors are detected also between data groups.

Note 3. The timeout time depends on the response field data length (the RFDL [3:0] bits in the RLN3nLDFC register) and the checksum selection (the CSM bit in the RLN3nLDFC register), and this can be calculated according to the following formula:

[Frame timeout]

On classic selection (when the CSM bit in RLN3nLDFC is 0): Timeout time = 49 + (number of data bytes + 1) × 14 [Tbit]

On enhanced selection (when the CSM bit in RLN3nLDFC is 1): Timeout time = 48 + (number of data bytes + 1) × 14 [Tbit]

The aforementioned timeout time is a time greater than the TFRAME_MAX of LIN Specification Package Revision 1.3 on classic selection, or the TFRAME_MAX of LIN Specification Package Revision 2.x on enhanced selection.

[Response timeout]

Timeout time = (number of data bytes + 1) × 14 [Tbit]

Note 4. If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in Figure 16.4.

9. User's Manual Update: E2x-FCC1, E2M

Section 19 LIN/UART Interface (RLIN3)

19.3 Registers

19.3.2 LIN Master Related Registers

19.3.2.10 RLN3nLEDE – LIN Error Detection Enable Register

FTERE Bit (Timeout Error Detection Enable)

The FTERE bit enables or disables detection of the frame timeout error or the response timeout error.

With 0 set, the frame timeout error or response timeout error is not detected.

With 1 set, the frame timeout error or response timeout error is detected.

When this bit is set to 1, the detection result is indicated in the FTER flag in the RLN3nLEST register.

With the LTES bit, either the frame timeout error or response timeout error can be selected.

Do not use the timeout error if response data of 9 bytes or more is to be transmitted or received.

For details on the timeout error, see **Section 19.5.3.7, Error Status**.

Timeout error should be disabled for data group communication.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 19.4**.

19.3.2.11 RLN3nLCUC – LIN Control Register

OM0 Bit (LIN Reset)

The OM0 bit selects either causing a transition to LIN reset mode or canceling LIN reset mode.

With 0 set, LIN reset mode is caused.

With 1 set, LIN reset mode is canceled.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 19.4**.

19.3.3 LIN Slave Related Registers

19.3.3.9 RLN3nLEDE – LIN Error Detection Enable Register

TERE Bit (Timeout Error Detection Enable)

The TERE bit enables or disables detection of the frame timeout error or the response timeout error.

With 0 set, the frame timeout error or response timeout error is not detected.

With 1 set, the frame timeout error or response timeout error is detected.

When this bit is set to 1, the detection result is reflected in the TER flag in the RLN3nLEST register.

With the LTES bit, either the frame timeout error or response timeout error can be selected.

The timeout error should not be used in LIN slave mode [auto baud rate] (when the LMD[1:0] bits in the RLN3nLMD register are “10_b”).

Do not use the timeout error if response data of 9 bytes or more is to be transmitted or received.

For details on the timeout error, see **Section 19.5.3.7, Error Status**.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 19.4**.

19.3.3.10 RLN3nLCUC – LIN Control Register

OM0 Bit (LIN Reset)

The OM0 bit selects either causing a transition to LIN reset mode or canceling LIN reset mode.

With 0 set, LIN reset mode.

With 1 set, LIN reset mode is canceled.

It takes 3 peripheral clock cycles + 4 communication clock cycles, until the OMM0 bit in the RLN3nLMST register reflects the OM0 bit setting in the RLN3nLCUC register.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 19.4**.

19.5 Operation

19.5.3 LIN Mode

Table 19.76 Transition Condition for Operation Mode

Operation Mode Transition		Transition Condition
(1) LIN reset mode	→ LIN mode • LIN operation mode	LMD bits in RLN3nLMD register = 00 _b or 10 _b or 11 _b and OM1 and OM0 bits in RLN3nLCUC register = 11 _b
(2) LIN reset mode	→ LIN mode • LIN wake-up mode	LMD bits in RLN3nLMD register = 00 _b or 10 _b or 11 _b and OM1 and OM0 bits in RLN3nLCUC register = 01 _b
(3) LIN mode *2 • LIN operation mode • LIN wake-up mode	→ LIN reset mode	OM0 bit in RLN3nLCUC register = 0 _b
(4) LIN mode *1 • LIN operation mode	→ LIN mode • LIN wake-up mode	OM1 and OM0 bits in RLN3nLCUC register = 01 _b
(5) LIN mode *1 • LIN wake-up mode	→ LIN mode • LIN operation mode	OM1 and OM0 bits in RLN3nLCUC register = 11 _b

Note 1. Transition between LIN operation mode and LIN wake-up mode cannot be made when communication is in progress (when the FTS bit in the RLN3nLTRC register is 1).

Note 2. In LIN mode, if RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1 or RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 19.4**. The procedure is to protect a RLIN3 error interrupt and clear a RLIN3 error interrupt request.




Figure 19.4 LIN reset sequence by clearing RLIN3nLCUC.OM0 to 0 when the timeout function is used

Note 1. This "n" value means interrupt number. See Section 19.1.4, Interrupt Requests and confirm interrupt numbers of RLIN3n status interrupt (n = 0 to 5) in Table 19.6. For EICn, refer to Section 6, Interrupts.

19.5.3.7 Error Status

(1) LIN Master Mode

Table 19.86 Types of Error Statuses in LIN Master Mode

Status	Error Detection Condition	Operation Mode Capable of Error Detection	Communication	Enable/Disable Detection	Corresponding Bit
Bit error	The transmitted data and the data on the LIN bus monitored by the receive pin do not match ^{*1,*2}	<ul style="list-style-type: none"> • LIN operation mode • LIN wake-up mode 	Cancel	Enabled	BER flag in RLN3nLEST register
Physical bus error	<ul style="list-style-type: none"> • LIN bus detected a high level when sending a break • LIN bus detected a low level when sending a break delimiter • LIN bus detected a high level when sending a wake-up 	<ul style="list-style-type: none"> • LIN operation mode • LIN wake-up mode 	Cancel	Enabled	PBER flag in RLN3nLEST register
Timeout error	A frame or response transmission/reception is not completed within a given time ^{*3,*4}	LIN operation mode	Cancel	Enabled	FTER flag in RLN3nLEST register
Framing error	In response field reception, a stop bit of each data byte is low level	LIN operation mode	Cancel	Enabled	FER flag in RLN3nLEST register
Checksum error	In response field reception, the result of checksum indicates an error	LIN operation mode	—	Disabled	CSER flag in RLN3nLEST register
Response preparation error	One of the following conditions occurs in frame separate mode during a multi-byte response reception: <ul style="list-style-type: none"> • After header transmission is complete, the first byte of receive data is received before a response transmission/reception request is set. • After the previous data group reception is complete, the first byte of receive data is received before a transmission/reception request for the next data group is set. 	LIN operation mode	Cancel	Disabled	RPER flag in RLN3nLEST register

Note 1. If a bit error is detected, processing is stopped after a stop bit is sent. If a bit error is detected in a non-data area, such as an inter-byte space, the transmission is suspended immediately after the bit which had the error is sent. If a bit error is detected during the transmission of a wake-up, the transmission of the wake-up is canceled after the error-causing bit is sent.

Note 2. In a multi-byte response transmission, bit errors are also detected between data groups.

Note 3. The timeout time depends on the response field data length (the RFDL [3:0] bits in the RLN3nLDFC register) and the checksum selection (the CSM bit in the RLN3nLDFC register), and can be calculated from the following formula. When the FSM bit in the RLN3nLDFC registers is 1 (frame separation mode), the timeout time is that for eight bytes until the RTS bit of the RLN3nLTRC register is set. Once the RTS bit is set, the timeout time is re-set to the time based on the response field data length (the RFDL[3:0] bits in the RLN3nLDFC register).

[Frame timeout]

When classic is selected (when the CSM bit in RLN3nLDFC is 0): Timeout time = 49 + (number of data bytes + 1) × 14 [Tbit]

When enhanced is selected (when the CSM bit in RLN3nLDFC is 1): Timeout time = 48 + (number of data bytes + 1) × 14 [Tbit]

The aforementioned timeout time is a time longer than the TFRAME_MAX of LIN Specification Package Revision 1.3 when classic is selected, or the TFRAME_MAX of LIN Specification Package Revision 2.x when enhanced is selected.

[Response timeout]

Timeout time = (number of data bytes + 1) × 14 [Tbit]

When an error is detected, the timeout error detection function stops.

Note 4. If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in Figure 19.4.

(2) LIN Slave Mode

Table 19.87 Types of Error Statuses in LIN Slave Mode

Status	Error Detection Condition	Operation Mode Capable of Error Detection	Communication	Enable/Disable Detection	Corresponding Bit
Bit error	The transmitted data and the data on the LIN bus monitored by the receive pin do not match ^{*1*2}	<ul style="list-style-type: none"> • LIN operation mode • LIN wake-up mode 	Cancel	Enabled	BER flag in RLN3nLEST register
Timeout error	A frame or response transmission/reception is not completed within a given time ^{*3 *6}	LIN operation mode	Cancel	Enabled	TER flag in RLN3nLEST register
Framing error	In frame reception, a stop bit of each data byte is low level	LIN operation mode	Cancel	Enabled	FER flag in RLN3nLEST register
Sync field error	If the width of the break low level is greater than the width set by the LBLT bit in the RLN3nLBFC register and the sync field is not 55 _H	LIN operation mode	Cancel	Enabled ^{*4}	SFER flag in RLN3nLEST register
Checksum error	In response field reception, the result of checksum indicates an error	LIN operation mode	— ^{*5}	Disabled	CSEF flag in RLN3nLEST register
ID parity error	If the received ID parity bit does not match the value that is automatically calculated by the LIN/UART interface	LIN operation mode	Cancel	Enabled	IPER flag in RLN3nLEST register
Response preparation error	<ul style="list-style-type: none"> • After the reception of a header, response preparation is not completed in time before the first byte of reception data is received • In multi-byte response reception, the reception preparation for the next data group is not completed in time before the first byte of the next data group reception data is received. 	LIN operation mode	Cancel	Disabled	RPER flag in RLN3nLEST register

Note 1. If a bit error is detected, processing is stopped after a stop bit is sent. If a bit error is detected in a non-data area, such as an inter-byte space, the transmission is suspended immediately after the bit which had the error is sent. If a bit error is detected during the transmission of a wake-up, the transmission of the wake-up is canceled after the error-causing bit is sent.

Note 2. In a multi-byte response transmission, bit errors are also detected between data groups.

Note 3. The timeout time depends on the response field data length (the RFDL [3:0] bits in the RLN3nLDFC register) and the checksum selection (the LCS bit in the RLN3nLDFC register), and this can be calculated according to the following formula. The timeout period until the RTS or LNRR bit of the RLN3nLTRC register is set is 8 data bytes. When the RTS bit is set, the timeout time is reset to the time based on the response field data length (RFDL[3:0] bits of the RLN3nLDFC register). When the LNRR bit is set, the timeout function stops.

[Frame timeout]

When classic is selected (when the LCS bit in RLN3nLDFC is 0): Timeout time = 49 + (number of data bytes + 1) × 14 [Tbit]

When enhance is selected (when the LCS bit in RLN3nLDFC is 1): Timeout time = 48 + (number of data bytes + 1) × 14 [Tbit]

The aforementioned timeout time is a time longer than the TFRAME_MAX of LIN Specification Package Revision 1.3 when classic is selected, or the TFRAME_MAX of LIN Specification Package Revision 2.x when enhanced is selected.

[Response timeout]

Timeout time = (number of data bytes + 1) × 14 [Tbit]

When an error is detected, timeout error detection function stops.

Note 4. Only reflection of the result to the SFER flag can be enabled/disabled. Error detection cannot be enabled/disabled.

Note 5. Checksum judgment is performed upon completion of response frame reception. In case of an error, the successful reception flag is not set to 1.

Note 6. If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 19.4**.

10. User's Manual Update: E2x-FCC2, E2UH, E2H

Section 20 LIN/UART Interface (RLIN3)

20.3 Registers

20.3.2 LIN Master Related Registers

20.3.2.10 RLN3nLEDE – LIN Error Detection Enable Register

FTERE Bit (Timeout Error Detection Enable)

The FTERE bit enables or disables detection of the frame timeout error or the response timeout error.

With 0 set, the frame timeout error or response timeout error is not detected.

With 1 set, the frame timeout error or response timeout error is detected.

When this bit is set to 1, the detection result is indicated in the FTER flag in the RLN3nLEST register.

With the LTES bit, either the frame timeout error or response timeout error can be selected.

Do not use the timeout error if response data of 9 bytes or more is to be transmitted or received.

For details on the timeout error, see **Section 20.5.3.7, Error Status**.

Timeout error should be disabled for data group communication.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 20.4**.

20.3.2.11 RLN3nLCUC – LIN Control Register

OM0 Bit (LIN Reset)

The OM0 bit selects either causing a transition to LIN reset mode or canceling LIN reset mode.

With 0 set, LIN reset mode is caused.

With 1 set, LIN reset mode is canceled.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 20.4**.

20.3.3 LIN Slave Related Registers

20.3.3.9 RLN3nLEDE – LIN Error Detection Enable Register

TERE Bit (Timeout Error Detection Enable)

The TERE bit enables or disables detection of the frame timeout error or the response timeout error.

With 0 set, the frame timeout error or response timeout error is not detected.

With 1 set, the frame timeout error or response timeout error is detected.

When this bit is set to 1, the detection result is reflected in the TER flag in the RLN3nLEST register.

With the LTES bit, either the frame timeout error or response timeout error can be selected.

The timeout error should not be used in LIN slave mode [auto baud rate] (when the LMD[1:0] bits in the RLN3nLMD register are “10_B”).

Do not use the timeout error if response data of 9 bytes or more is to be transmitted or received.

For details on the timeout error, see **Section 20.5.3.7, Error Status**.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 20.4**.

20.3.3.10 RLN3nLCUC – LIN Control Register

OM0 Bit (LIN Reset)

The OM0 bit selects either causing a transition to LIN reset mode or canceling LIN reset mode.

With 0 set, LIN reset mode.

With 1 set, LIN reset mode is canceled.

It takes 3 peripheral clock cycles + 4 communication clock cycles, until the OMM0 bit in the RLN3nLMST register reflects the OM0 bit setting in the RLN3nLCUC register.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 20.4**.

20.5 Operation

20.5.3 LIN Mode

Table 20.77 Transition Condition for Operation Mode

Operation Mode Transition		Transition Condition
(1) LIN reset mode	→ LIN mode • LIN operation mode	LMD bits in RLN3nLMD register = 00 _B or 10 _B or 11 _B and OM1 and OM0 bits in RLN3nLCUC register = 11 _B
(2) LIN reset mode	→ LIN mode • LIN wake-up mode	LMD bits in RLN3nLMD register = 00 _B or 10 _B or 11 _B and OM1 and OM0 bits in RLN3nLCUC register = 01 _B
(3) LIN mode ^{*2} • LIN operation mode • LIN wake-up mode	→ LIN reset mode	OM0 bit in RLN3nLCUC register = 0 _B
(4) LIN mode ^{*1} • LIN operation mode	→ LIN mode • LIN wake-up mode	OM1 and OM0 bits in RLN3nLCUC register = 01 _B
(5) LIN mode ^{*1} • LIN wake-up mode	→ LIN mode • LIN operation mode	OM1 and OM0 bits in RLN3nLCUC register = 11 _B

Note 1. Transition between LIN operation mode and LIN wake-up mode cannot be made when communication is in progress (when the FTS bit in the RLN3nLTRC register is 1).

Note 2. In LIN mode, if RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1 or RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 20.4**. The procedure is to protect a RLIN3 error interrupt and clear a RLIN3 error interrupt request.




Figure 20.4 LIN reset sequence by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used

Note 1. This "n" value means interrupt number. See Section 20.1.4, Interrupt Requests and confirm interrupt numbers of RLIN3n status interrupt (n = 0 to 7) in Table 20.7. For EICn, refer to Section 6, Interrupts.

20.5.3.7 Error Status

(1) LIN Master Mode

Table 20.87 Types of Error Statuses in LIN Master Mode

Status	Error Detection Condition	Operation Mode Capable of Error Detection	Communication	Enable/Disable Detection	Corresponding Bit
Bit error	The transmitted data and the data on the LIN bus monitored by the receive pin do not match ^{*1, *2}	<ul style="list-style-type: none"> • LIN operation mode • LIN wake-up mode 	Cancel	Enabled	BER flag in RLN3nLEST register
Physical bus error	<ul style="list-style-type: none"> • LIN bus detected a high level when sending a break • LIN bus detected a low level when sending a break delimiter • LIN bus detected a high level when sending a wake-up 	<ul style="list-style-type: none"> • LIN operation mode • LIN wake-up mode 	Cancel	Enabled	PBER flag in RLN3nLEST register
Timeout error	A frame or response transmission/reception is not completed within a given time ^{*3, *4}	LIN operation mode	Cancel	Enabled	FTER flag in RLN3nLEST register
Framing error	In response field reception, a stop bit of each data byte is low level	LIN operation mode	Cancel	Enabled	FER flag in RLN3nLEST register
Checksum error	In response field reception, the result of checksum indicates an error	LIN operation mode	—	Disabled	CSEER flag in RLN3nLEST register
Response preparation error	One of the following conditions occurs in frame separate mode during a multi-byte response reception: <ul style="list-style-type: none"> • After header transmission is complete, the first byte of receive data is received before a response transmission/reception request is set. • After the previous data group reception is complete, the first byte of receive data is received before a transmission/reception request for the next data group is set. 	LIN operation mode	Cancel	Disabled	RPER flag in RLN3nLEST register

Note 1. If a bit error is detected, processing is stopped after a stop bit is sent. If a bit error is detected in a non-data area, such as an inter-byte space, the transmission is suspended immediately after the bit which had the error is sent. If a bit error is detected during the transmission of a wake-up, the transmission of the wake-up is canceled after the error-causing bit is sent.

Note 2. In a multi-byte response transmission, bit errors are also detected between data groups.

Note 3. The timeout time depends on the response field data length (the RFDL [3:0] bits in the RLN3nLDFC register) and the checksum selection (the CSM bit in the RLN3nLDFC register), and can be calculated from the following formula. When the FSM bit in the RLN3nLDFC registers is 1 (frame separation mode), the timeout time is that for eight bytes until the RTS bit of the RLN3nLTRC register is set. Once the RTS bit is set, the timeout time is re-set to the time based on the response field data length (the RFDL[3:0] bits in the RLN3nLDFC register).

[Frame timeout]

When classic is selected (when the CSM bit in RLN3nLDFC is 0): Timeout time = 49 + (number of data bytes + 1) × 14 [Tbit]

When enhanced is selected (when the CSM bit in RLN3nLDFC is 1): Timeout time = 48 + (number of data bytes + 1) × 14 [Tbit]

The aforementioned timeout time is a time longer than the TFRAME_MAX of LIN Specification Package Revision 1.3 when classic is selected, or the TFRAME_MAX of LIN Specification Package Revision 2.x when enhanced is selected.

[Response timeout]

Timeout time = (number of data bytes + 1) × 14 [Tbit]

When an error is detected, the timeout error detection function stops.

Note 4. If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in Figure 20.4.

(2) LIN Slave Mode

Table 20.88 Types of Error Statuses in LIN Slave Mode

Status	Error Detection Condition	Operation Mode Capable of Error Detection	Communication	Enable/Disable Detection	Corresponding Bit
Bit error	The transmitted data and the data on the LIN bus monitored by the receive pin do not match ^{*1*2}	<ul style="list-style-type: none"> • LIN operation mode • LIN wake-up mode 	Cancel	Enabled	BER flag in RLN3nLEST register
Timeout error	A frame or response transmission/reception is not completed within a given time ^{*3 *6}	LIN operation mode	Cancel	Enabled	TER flag in RLN3nLEST register
Framing error	In frame reception, a stop bit of each data byte is low level	LIN operation mode	Cancel	Enabled	FER flag in RLN3nLEST register
Sync field error	If the width of the break low level is greater than the width set by the LBLT bit in the RLN3nLBFC register and the sync field is not 55 _H	LIN operation mode	Cancel	Enabled ^{*4}	SFER flag in RLN3nLEST register
Checksum error	In response field reception, the result of checksum indicates an error	LIN operation mode	— ^{*5}	Disabled	CSEF flag in RLN3nLEST register
ID parity error	If the received ID parity bit does not match the value that is automatically calculated by the LIN/UART interface	LIN operation mode	Cancel	Enabled	IPER flag in RLN3nLEST register
Response preparation error	<ul style="list-style-type: none"> • After the reception of a header, response preparation is not completed in time before the first byte of reception data is received • In multi-byte response reception, the reception preparation for the next data group is not completed in time before the first byte of the next data group reception data is received. 	LIN operation mode	Cancel	Disabled	RPER flag in RLN3nLEST register

Note 1. If a bit error is detected, processing is stopped after a stop bit is sent. If a bit error is detected in a non-data area, such as an inter-byte space, the transmission is suspended immediately after the bit which had the error is sent. If a bit error is detected during the transmission of a wake-up, the transmission of the wake-up is canceled after the error-causing bit is sent.

Note 2. In a multi-byte response transmission, bit errors are also detected between data groups.

Note 3. The timeout time depends on the response field data length (the RFDL [3:0] bits in the RLN3nLDFC register) and the checksum selection (the LCS bit in the RLN3nLDFC register), and this can be calculated according to the following formula. The timeout period until the RTS or LNRR bit of the RLN3nLTRC register is set is 8 data bytes. When the RTS bit is set, the timeout time is reset to the time based on the response field data length (RFDL[3:0] bits of the RLN3nLDFC register). When the LNRR bit is set, the timeout function stops.

[Frame timeout]

When classic is selected (when the LCS bit in RLN3nLDFC is 0): Timeout time = 49 + (number of data bytes + 1) × 14 [Tbit]

When enhance is selected (when the LCS bit in RLN3nLDFC is 1): Timeout time = 48 + (number of data bytes + 1) × 14 [Tbit]

The aforementioned timeout time is a time longer than the TFRAME_MAX of LIN Specification Package Revision 1.3 when classic is selected, or the TFRAME_MAX of LIN Specification Package Revision 2.x when enhanced is selected.

[Response timeout]

Timeout time = (number of data bytes + 1) × 14 [Tbit]

When an error is detected, timeout error detection function stops.

Note 4. Only reflection of the result to the SFER flag can be enabled/disabled. Error detection cannot be enabled/disabled.

Note 5. Checksum judgment is performed upon completion of response frame reception. In case of an error, the successful reception flag is not set to 1.

Note 6. If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.TERE = 1), users should take the procedure shown in Figure 20.4.

11. User's Manual Update: U2A-EVA, U2A16, U2A8, U2A6

Section 21 LIN/UART Interface (RLIN3)

21.3 Registers

21.3.2 LIN Master Related Registers

21.3.2.10 RLN3nLEDE – LIN Error Detection Enable Register

FTERE Bit (Timeout Error Detection Enable)

The FTERE bit enables or disables detection of the frame timeout error or the response timeout error.

With 0 set, the frame timeout error or response timeout error is not detected.

With 1 set, the frame timeout error or response timeout error is detected.

When this bit is set to 1, the detection result is indicated in the FTER flag in the RLN3nLEST register.

With the LTES bit, either the frame timeout error or response timeout error can be selected.

Do not use the timeout error if response data of 9 bytes or more is to be transmitted or received.

For details on the timeout error, see **Section 21.4.4.7, Error Status**.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 21.4**.

21.3.2.11 RLN3nLCUC – LIN Control Register

OM0 Bit (LIN Reset)

The OM0 bit selects either causing a transition to LIN reset mode or canceling LIN reset mode.

With 0 set, LIN reset mode.

With 1 set, LIN reset mode is canceled.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 21.4**.

21.3.3 LIN Slave Related Registers

21.3.3.9 RLN3nLEDE – LIN Error Detection Enable Register

TERE Bit (Timeout Error Detection Enable)

The TERE bit enables or disables detection of the frame timeout error or the response timeout error.

With 0 set, the frame timeout error or response timeout error is not detected.

With 1 set, the frame timeout error or response timeout error is detected.

When this bit is set to 1, the detection result is reflected in the TER flag in the RLN3nLEST register.

With the LTES bit, either the frame timeout error or response timeout error can be selected.

The timeout error should not be used in LIN slave mode [auto baud rate] (when the LMD[1:0] bits in the RLN3nLMD register are “10_B”).

Do not use the timeout error if response data of 9 bytes or more is to be transmitted or received.

For details on the timeout error, see **Section 21.4.4.7, Error Status**.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 21.4**.

21.3.3.10 RLN3nLCUC – LIN Control Register

OM0 Bit (LIN Reset)

The OM0 bit selects either causing a transition to LIN reset mode or canceling LIN reset mode.

With 0 set, LIN/UART interface enters LIN reset mode.

With 1 set, LIN reset mode of LIN/UART interface is canceled.

If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 21.4**.

21.4 Operation

21.4.4 LIN Mode

Table 21.79 Transition Condition for Operation Mode

Operation Mode Transition		Transition Condition
(1)	LIN reset mode → LIN mode • LIN operation mode	LMD bits in RLN3nLMD register = 00 _B or 10 _B or 11 _B and OM1 and OM0 bits in RLN3nLCUC register = 11 _B
(2)	LIN reset mode → LIN mode • LIN wake-up mode	LMD bits in RLN3nLMD register = 00 _B or 10 _B or 11 _B and OM1 and OM0 bits in RLN3nLCUC register = 01 _B
(3) ^{*2}	LIN mode → LIN reset mode • LIN operation mode • LIN wake-up mode	OM0 bit in RLN3nLCUC register = 0 _B
(4) ^{*1}	LIN mode → LIN mode • LIN operation mode • LIN wake-up mode	OM1 and OM0 bits in RLN3nLCUC register = 01 _B
(5) ^{*1}	LIN mode → LIN mode • LIN wake-up mode • LIN operation mode	OM1 and OM0 bits in RLN3nLCUC register = 11 _B

Note 1. Transition between LIN operation mode and LIN wake-up mode cannot be made when communication is in progress (when the FTS bit in the RLN3nLTRC register is 1).

Note 2. In LIN mode, if RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1 or RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 21.4**. The procedure is to protect a RLIN3 error interrupt and clear a RLIN3 error interrupt request.




Figure 21.4 LIN reset sequence by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used

Note 1. This "n" value means interrupt number. See Section 21.1.4, **Interrupt Requests and Error Notifications** and confirm interrupt numbers of RLIN3n interrupt or RLIN3n status interrupt (n = 0 to 23) in Table 21.7 in accordance with the value of RLN3nLMD.LIOS. For EICn, refer to Section 6, **Interrupts**.

21.4.4.7 Error Status

(1) LIN Master Mode

Table 21.89 Types of Error Statuses in LIN Master Mode

Status	Error Detection Condition	Operation Mode Capable of Error Detection	Communication	Enable/Disable Detection	Corresponding Bit
Bit error	The transmitted data and the data on the LIN bus monitored by the receive pin do not match ^{*1,2}	<ul style="list-style-type: none"> LIN operation mode LIN wake-up mode 	Cancel	Enabled	BER flag in RLN3nLEST register
Physical bus error	<ul style="list-style-type: none"> LIN bus detected a high level when sending a break LIN bus detected a low level when sending a break delimiter LIN bus detected a high level when sending a wake-up 	<ul style="list-style-type: none"> LIN operation mode LIN wake-up mode 	Cancel	Enabled	PBER flag in RLN3nLEST register
Timeout error	A frame or response transmission/reception is not completed within a given time ^{*3,4}	LIN operation mode	Cancel	Enabled	FTER flag in RLN3nLEST register
Framing error	In response field reception, a stop bit of each data byte is low level	LIN operation mode	Cancel	Enabled	FER flag in RLN3nLEST register
Checksum error	In response field reception, the result of checksum indicates an error	LIN operation mode	—	Disabled	CSER flag in RLN3nLEST register
Response preparation error	One of the following conditions occurs in frame separate mode during a multi-byte response reception: <ul style="list-style-type: none"> After header transmission is complete, the first byte of receive data is received before a response transmission/reception request is set. After the previous data group reception is complete, the first byte of receive data is received before a transmission/reception request for the next data group is set. 	LIN operation mode	Cancel	Disabled	RPER flag in RLN3nLEST register

Note 1. If a bit error is detected, processing is stopped after a stop bit is sent. If a bit error is detected in a non-data area, such as an inter-byte space, the transmission is suspended immediately after the bit which had the error is sent. If a bit error is detected during the transmission of a wake-up, the transmission of the wake-up is canceled after the error-causing bit is sent.

Note 2. In a multi-byte response transmission, bit errors are also detected between data groups.

Note 3. The timeout time depends on the response field data length (the RFDL [3:0] bits in the RLN3nLDLC register) and the checksum selection (the CSM bit in the RLN3nLDLC register), and can be calculated from the following formula.

When the FSM bit in the RLN3nLDLC register is 1 (frame separation mode), the timeout time is that for eight bytes until the RTS bit of the RLN3nLTRC register is set. Once the RTS bit is set, the timeout time is re-set to the time based on the response field data length (the RFDL[3:0] bits in the RLN3nLDLC register).

[Frame timeout]

When classic checksum is selected (when the CSM bit in RLN3nLDLC is 0): Timeout time = 49 + (number of data bytes + 1) × 14 [Tbit]

When enhanced checksum is selected (when the CSM bit in RLN3nLDLC is 1): Timeout time = 48 + (number of data bytes + 1) × 14 [Tbit]

The aforementioned timeout time is a time longer than the TFRAME_MAX of LIN Specification Package Revision 1.3 when classic checksum is selected, or the TFRAME_MAX of LIN Specification Package Revision 2.x when enhanced checksum is selected.

[Response timeout]

Timeout time = (number of data bytes + 1) × 14 [Tbit]

When an error is detected, the timeout error detection function stops.

Note 4. If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.FTERE = 1), users should take the procedure shown in **Figure 21.4**.

(2) LIN Slave Mode

Table 21.90 Types of Error Statuses in LIN Slave Mode

Status	Error Detection Condition	Operation Mode Capable of Error Detection	Communication	Enable/Disable Detection	Corresponding Bit
Bit error	The transmitted data and the data on the LIN bus monitored by the receive pin do not match ^{*1} _{*2}	<ul style="list-style-type: none"> LIN operation mode LIN wake-up mode 	Cancel	Enabled	BER flag in RLN3nLEST register
Timeout error	A frame or response transmission/reception is not completed within a given time ^{*3} _{*6}	LIN operation mode	Cancel	Enabled	TER flag in RLN3nLEST register
Framing error	In frame reception, a stop bit of each data byte is low level	LIN operation mode	Cancel	Enabled	FER flag in RLN3nLEST register
Sync field error	If the width of the break low level is greater than the width set by the LBLT bit in the RLN3nLBFC register and the sync field is not 55 _H	LIN operation mode	Cancel	Enabled ^{*4}	SFER flag in RLN3nLEST register
Checksum error	In response field reception, the result of checksum indicates an error	LIN operation mode	— ^{*5}	Disabled	CSEF flag in RLN3nLEST register
ID parity error	If the received ID parity bit does not match the value that is automatically calculated by the LIN/UART interface	LIN operation mode	Cancel	Enabled	IPER flag in RLN3nLEST register
Response preparation error	<ul style="list-style-type: none"> After the reception of a header, response preparation is not completed in time before the first byte of reception data is received. In multi-byte response reception, the reception preparation for the next data group is not completed in time before the first byte of the next data group reception data is received. 	LIN operation mode	Cancel	Disabled	RPER flag in RLN3nLEST register

Note 1. If a bit error is detected, processing is stopped after a stop bit is sent. If a bit error is detected in a non-data area, such as an inter-byte space, the transmission is suspended immediately after the bit which had the error is sent. If a bit error is detected during the transmission of a wake-up, the transmission of the wake-up is canceled after the error-causing bit is sent.

Note 2. In a multi-byte response transmission, bit errors are also detected between data groups.

Note 3. The timeout time depends on the response field data length (the RFDL [3:0] bits in the RLN3nLDFC register) and the checksum selection (the LCS bit in the RLN3nLDFC register), and this can be calculated according to the following formula. The timeout period until the RTS or LNRR bit of the RLN3nLTRC register is set is 8 data bytes. When the RTS bit is set, the timeout time is reset to the time based on the response field data length (RFDL[3:0] bits of the RLN3nLDFC register). When the LNRR bit is set, the timeout function stops.

[Frame timeout]

When classic is selected (when the CSM bit in RLN3nLDFC is 0): Timeout time = 49 + (number of data bytes + 1) × 14 [Tbit]

When enhanced is selected (when the CSM bit in RLN3nLDFC is 1): Timeout time = 48 + (number of data bytes + 1) × 14 [Tbit]

The aforementioned timeout time is a time longer than the TFRAME_MAX of LIN Specification Package Revision 1.3 when classic is selected, or the TFRAME_MAX of LIN Specification Package Revision 2.x when enhanced is selected.

[Response timeout]

Timeout time = (number of data bytes + 1) × 14 [Tbit]


When an error is detected, timeout error detection function stops.

Note 4. Only reflection of the result to the SFER flag can be enabled/disabled. Error detection cannot be enabled/disabled.

Note 5. Checksum judgment is performed upon completion of response frame reception. In case of an error, the successful reception flag is not set to 1.

Note 6. If RLIN3 transitions to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 when the timeout function is used (RLN3nLEDE.TERE = 1), users should take the procedure shown in **Figure 21.4**.

12. Judgement Flow



(A)	Is LIN mode used ?
(B)	Is the timeout function used ? (RLN3nLEDE.FTERE = 1 ? @LIN master) (RLN3nLEDE.TERE = 1 ? @LIN slave)
(C)	Does the RLIN3 transition to LIN reset mode by clearing RLN3nLCUC.OM0 to 0 ?