RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-SY*-A011A/E	Rev.	1.00	
Title	Revised information of S124 User's Mar Rev.1.10	f S124 User's Manual from		Technical Notification		
		Lot No.				
Applicable Product	Renesas Synergy™ S1 Series S124	All lots	Reference Document	S124 User's Manua Microcontrollers, Re		

1. 30.8.8 ADHSC Bit Rewriting Procedure

[Before]

Before changing the A/D Conversion Select bit (ADCSR.ADHSC) from 0 to 1 or from 1 to 0, the ADC14 must be in the standby state. Use the following procedure to modify the ADCSR.ADHSC bit. After the Sleep bit (ADHVREFCNT.ADSLP) is set to 0, wait for at least 1 ms then start the A/D conversion.

[After]

Before changing the A/D Conversion Select bit (ADCSR.ADHSC) from 0 to 1 or from 1 to 0, the ADC14 must be in the standby state. Use the following procedure to modify the ADCSR.ADHSC bit. After the Sleep bit (ADHVREFCNT.ADSLP) is set to 0, wait for at least 1 µs then start the A/D conversion.

2. Table 41.48 A/D internal reference voltage characteristics

[Before]

Conditions: VCC = AVCC0 = VREFH0 = 2.0 to 5.5 V*1

Item	Min	Тур	Max	Unit	Test conditions
Internal reference voltage input channel*2	1.36	1.43	1.50	V	-

[After]

Conditions: VCC = AVCC0 = VREFH0 = 2.0 to 5.5 V*1

Item	Min	Тур	Max	Unit	Test conditions
Internal reference voltage input channel*2	1.36	1.43	1.50	V	-
Sampling time	5.0	-	-	μs	-

3. 7.2.7 Voltage Monitor 1 Circuit Control Register 0 (LVD1CR0)

[Before]

RN bit (Voltage Monitor 1 Reset Negate Select)

If the RN bit is to be set to 1 (negation follows a stabilization time after assertion of the LVD1 reset signal), set the LOCOCR.LCSTP bit to 0 (the LOCO operates). Additionally, if a transition to software standby is to be made, the only possible value for the RN bit is 0 (negation follows a stabilization time after VCC > Vdet1 is detected). Do not set the RN bit to 1 (negation follows a stabilization time after assertion of the LVD1 reset signal) in this case.



[After]

RN bit (Voltage Monitor 1 Reset Negate Select)

If the RN bit is to be set to 1 (negation follows a stabilization time after assertion of the LVD1 reset signal), set the MOCOCR.MCSTP bit to 0 (the MOCO operates). Additionally, if a transition to software standby is to be made, the only possible value for the RN bit is 0 (negation follows a stabilization time after VCC > Vdet1 is detected). Do not set the RN bit to 1 (negation follows a stabilization time after assertion of the LVD1 reset signal) in this case.

4. 7.2.8 Voltage Monitor 2 Circuit Control Register 0 (LVD2CR0)

[Before]

RN bit (Voltage Monitor 2 Reset Negate Select)

If the RN bit is to be set to 1 (negation follows a stabilization time after assertion of the LVD2 reset signal), set the LOCOCR.LCSTP bit to 0 (the LOCO operates). Additionally, if a transition to software standby is to be made, the only possible value for the RN bit is 0 (negation follows a stabilization time after VCC > Vdet2 is detected). Do not set the RN bit to 1 (negation follows a stabilization time after assertion of the LVD2 reset signal) in this case.

[After]

RN bit (Voltage Monitor 2 Reset Negate Select)

If the RN bit is to be set to 1 (negation follows a stabilization time after assertion of the LVD2 reset signal), set the MOCOCR.MCSTP bit to 0 (the MOCO operates). Additionally, if a transition to software standby is to be made, the only possible value for the RN bit is 0 (negation follows a stabilization time after VCC > Vdet2 is detected). Do not set the RN bit to 1 (negation follows a stabilization time after assertion of the LVD2 reset signal) in this case.

5. Table 41.33 SCI timing (2)

[Before]									
Item				Symbol	Min	Max	Unit	Test conditions	
Simple SPI	Data rise		Master		t _{Dr} , t _{Df}	-	20	ns	Figure 41.37 to
	and fall		1.8 V or above		-	20		Figure 41.40	
	time		1.6 V or above		-	30			

[After]

ltem				Symbol	Min	Max	Unit	Test conditions
and fal	Data rise	Master	1.8 V or above	t _{Dr} , t _{Df}	-	20	ns	Figure 41.37 to
	and fall		1.6 V or above		-	30		Figure 41.40
	time	Slave	1.8 V or above		-	20		
			1.6 V or above		-	30	1	



6. Table 41.35 SPI timing (2 of 2)

[Before]

ltem			Symbol	Min	Max	Unit	Test conditions
SPI	Slave access time	2.7 V or above	t _{SA}	-	2 x t _{Pcyc} + 50 2 x t _{Pcyc} + 60	ns	Figure 41.47 and Figure 41.48
		2.4 V or above		-			
		1.8 V or above	-	-	2 x t _{Pcyc} + 85		C = 30pF
		1.6 V or above		-	2 x t _{Pcyc} + 110		
	Slave output release	2.7 V or above	t _{REL}	-	2 x t _{Pcyc} + 50		
	time	2.4 V or above		-	2 x t _{Pcyc} + 60		
		1.8 V or above		-	2 x t _{Pcyc} + 85		
		1.6 V or above		-	2 x t _{Pcyc} + 110		

[After]

ltem			Symbol	Min	Max	Unit	Test conditions
SPI	Slave access time	2.4 V or above	tsa	-	2 x t _{Pcyc} + 100	ns	Figure 41.46 and
		1.8 V or above		-	2 x t _{Pcyc} + 140		Figure 41.47
		1.6 V or above		-	2 x t _{Pcyc} + 180		C = 30pF
	Slave output release	2.4 V or above	t _{REL}	-	2 x t _{Pcyc} + 100		
	time	1.8 V or above		-	2 x t _{Pcyc} + 140		
		1.6 V or above		-	2 x t _{Pcyc} + 180	1	

