RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	System LSI	Document No.	TN-RIN-A011	B/E	Rev.	2.00	
Title	Notification of R-IN32M3 Series User's Ma Modules (Rev.8.00 to Rev.9.00) Revised contents: Corrections and new fu		Information Category Technical Notification				
		Lot No.		R-IN32M3 Series User's Manual:			
Applicable Product	See following	All lots	Reference Document	Peripheral Modules R-IN32M3-EC, R-IN32M3-CL Rev9.00 (R18UZ0007EJ0900)			

R-IN32M3 Series User's Manual Peripheral Modules Rev. 9.00 (R18UZ0007EJ0900) has been released on Renesas website. This technical update follows revision 1.00 and includes the entirety of revised items. For details, refer to "2. Documentation Updates" given below. Please take note that items marked with "caution needed" may have severe impact on the operation of corresponding devices.

1 Applicable Product

Product Type	Model Marking	Product Code
	MC-10287F1	MC-10287F1-HN4-A
R-IN32M3-EC	MC-10287F1	MC-10287F1-HN4-M1-A
R-INSZIVIS-EC	MC-10287BF1	MC-10287BF1-HN4-A
	MIC-10207 BF1	MC-10287BF1-HN4-M1-A
	D60510F1	UPD60510F1-HN4-A
R-IN32M3-CL	D00510F1	UPD60510F1-HN4-M1-A
R-IN32WI3-CL	D60510BF1	UPD60510BF1-HN4-A
	DOUSTUBET	UPD60510BF1-HN4-M1-A

2 Documentation Updates

		Applicable	((1/5)
No	Applicable Item (Rev. 9.00 Section)	Page (Rev. 9.00)	Contents	Revised
1	2. Clocks and Resets	2-1	Complement	\checkmark
2	2.1.1 Description of Internal Clocks	2-1	Complement	\checkmark
3	2.1.1 Description of Internal Clocks	2-1	Complement	\checkmark
4	2.1.2 Clock Configuration Diagram	2-2	Error correction	\checkmark
5	2.2.2 Clock Control Registers (CLKGTD0, CLKGTD1)	2-4	Error correction	\checkmark
6	2.3.2 (5) Reset output (RSTOUTZ output)	2-7	Error correction	\checkmark
7	2.3.4 (1) Software Reset Register (SFTRES1)	2-10	Expression alignment	\checkmark
8	3. CPU and Internal RAMs	3-1	Complement	\checkmark
9	3.4.2 Read Buffer	3-3	Error correction	\checkmark
10	3.5 Internal Data RAM	3-4	Expression alignment	\checkmark
11	3.6 Buffer RAM	3-5	Error correction	\checkmark
12	4. Bus Architecture	4-1	Error correction	
13	6.2 Semaphores	6-1	Error correction	\checkmark
14	Deleted from Rev. 8.00: 6.6 Service Calls	—	Expression alignment	\checkmark
15	7. Gigabit Ethernet MAC	7-1	Expression alignment	\checkmark
16	7.1.1 Ethernet Interface Architecture	7-2	Expression alignment	\checkmark
17	7.3.1 (3) Gigabit Ethernet MAC control register	7-4 ~ 7-5	Error correction	\checkmark
18	7.3.1 (3) Gigabit Ethernet MAC control register	7-5	Expression alignment	\checkmark
19	7.3.1 (4) Hardware function call register	7-5	Expression alignment	
20	7.3.2.1 MAC Select Register (MACSEL)	7-6	Error correction	
21	7.3.3.1 MDC Clock Select Register (MDCCFG)	7-7	Error correction	\checkmark
22	7.3.4.1 MIIM Register (GMAC_MIIM)	7-9	Expression alignment	\checkmark
23	7.3.4.1 MIIM Register (GMAC_MIIM)	7-9	Expression alignment	\checkmark
24	7.3.4.1 MIIM Register (GMAC_MIIM)	7-9	Expression alignment	\checkmark
25	7.3.4.1 MIIM Register (GMAC_MIIM)	7-9	Expression alignment	\checkmark
26	7.3.4.2 TX ID Register (GMAC_TXID)	7-10	Complement	\checkmark
27	7.3.4.3 TX Result Register (GMAC_TXRESULT)	7-10	Expression alignment	\checkmark
28	7.3.4.3 TX Result Register (GMAC_TXRESULT)	7-10	Expression alignment	\checkmark
29	7.3.4.4 Mode Register (GMAC_MODE)	7-11	Complement	\checkmark
30	7.3.4.4 Mode Register (GMAC_MODE)	7-11	Complement	\checkmark



(1/5)

No	Applicable Item (Rev. 9.00 Section)	Applicable Page (Rev. 9.00)	Contents	2/5) Revis
31	7.3.4.4 Mode Register (GMAC_MODE)	7-11	Complement	\checkmark
32	7.3.4.5 RX Mode Register (GMAC_RXMODE)	7-11	Complement	\checkmark
33	7.3.4.5 RX Mode Register (GMAC_RXMODE)	7-11	Expression alignment	\checkmark
34	7.3.4.6 TX Mode Register (GMAC_TXMODE)	7-13	Complement	
35	7.3.4.6 TX Mode Register (GMAC_TXMODE)	7-13	Error correction	
36	7.3.4.6 TX Mode Register (GMAC_TXMODE)	7-13	Complement	
37	7.3.4.6 TX Mode Register (GMAC_TXMODE)	7-13	Complement	
38	7.3.4.6 TX Mode Register (GMAC_TXMODE)	7-14	Expression alignment	
39	7.3.4.7 Reset Register (GMAC_RESET)	7-15	Complement	\checkmark
40	7.3.4.7 Reset Register (GMAC_RESET)	7-15	Expression alignment	\checkmark
41	7.3.4.7 Reset Register (GMAC_RESET)	7-15	Expression alignment	\checkmark
42	7.3.4.7 Reset Register (GMAC_RESET)	7-15	Expression alignment	√
43	7.3.4.8 Pause Packet Data Register (GMAC_PAUSEn)	7-16	Complement	~
44	7.3.4.9 RX Flow Control Register (GMAC_FLWCTL)	7-17	Complement	~
45	7.3.4.10 Pause Packet Register (GMAC_PAUSPKT)	7-18	Complement	√
46	7.3.4.10 Pause Packet Register (GMAC_PAUSPKT)	7-18	Expression alignment	~
47	7.3.4.11 MAC Address Registers (GMAC_ADRnA, GMAC_ADRnB)	7-19	Error correction	√
48	7.3.4.11 MAC Address Registers (GMAC ADRnA, GMAC ADRnB)	7-19	Expression alignment	√
49	7.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)	7-20	Complement	~
50	7.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)	7-20	Expression alignment	· ·
51	7.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)	7-20	Expression alignment	· ·
52	7.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)	7-20	Expression alignment	v √
52 53			· · ·	 ✓
	7.3.4.13 TX FIFO Status Register (GMAC_TXFIFO)	7-21	Complement	✓ ✓
54	7.3.4.13 TX FIFO Status Register (GMAC_TXFIFO)	7-21	Error correction	
55	7.3.4.14 TCPIPACC Register (GMAC_ACC)	7-22	Complement	~
56	7.3.4.14 TCPIPACC Register (GMAC_ACC)	7-22	Complement	~
57	7.3.4.15 RX MAC Enable Register (GMAC_RXMAC_ENA)	7-22	Complement	~
58	7.3.4.16 LPI mode control register (GMAC_LPI_MODE)	7-23	Complement	~
59	7.3.4.17 LPI Client Timing Control Register (GMAC_LPI_TIMING)	7-23	Complement	~
60	7.3.4.17 LPI Client Timing Control Register (GMAC_LPI_TIMING)	7-23	Error correction	~
61	7.3.4.18 Receive Buffer Information Register (BUFID)	7-24	Error correction	~
62	7.3.4.18 Receive Buffer Information Register (BUFID)	7-24	Complement	~
63	7.3.5 Hardware Function Call Register	7-25	Expression alignment	
64	7.3.5.1 Hardware Function Command Register (SYSC)	7-25	New function	
65	7.3.5.2 Hardware Function Argument Registers (R4-7)	7-26	Complement	
66	7.3.5.3 Hardware Function Operating Mode Control Register (CMD)	7-27	New function	
67	7.3.5.4 Hardware Function Return Value Registers (R0, R1)	7-28	Complement	
68	7.3.5.5 Hardware Function Type Register (CNTX TYPE0)	7-28	New function	
69	7.3.5.6 Hardware Function State Register (CNTX_STAT0)	7-29	New function	
70	7.4.1 Hardware Functions	7-30	New function	
71	7.4.1.1 Initial Settings	7-31	New function	~
72	7.4.1.2 Flow of Processing for Issuing the Hardware Function Call	7-31	Error correction	~
73	7.4.1.3 Buffer Allocator	7-32	New function	
		7-32		
74	7.4.1.4 MAC DMA Controller		New function	- v
75 76	7.4.1.5 Buffer RAM DMA Controller	7-50	New function	-
	7.4.2 Interrupts	7-55	New function	+
77	Deleted from Rev. 8.00: 7.4.1.1 Initial Settings	-	Expression alignment	v
78	7.4.3.1 Acquiring a Transmit Buffer	7-58	Error correction	v
79	7.4.3.2 Creating TX Data	7-59	Expression alignment	v
30	Deleted from Rev. 8.00: 7.4.2.1 Initial Settings	-	Error correction	v
31	7.4.4.5 Rx Data Format *caution needed	7-64	Error correction	
32	7.4.4.5 Rx Data Format	7-64	Error correction	
33	7.4.4.5 Rx Data Format *caution needed	7-65	New function	
34	8.3.1 (2) Switch Configuration Registers	8-3	Error correction	v
35	8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)	8-6	Complement	v
86	8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)	8-6	Complement	`
37	8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)	8-6	Expression alignment	`
38	8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)	8-6	Expression alignment	v
39	8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)	8-6	Expression alignment	v
90	8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)	8-6	Expression alignment	v
) <u>)</u>)1	8.3.3.5 Input Learning Blocking Register (INPUT_LEARN_BLOCK)	8-14	Error correction	v
92	8.5.2 Switch Initialization	8-96	Expression alignment	v
)2	8.5.2 Switch Initialization	8-97	Expression alignment	
93 94		9-1		v
	9. Asynchronous SRAM Memory Controller (ROM/SRAM)		Complement	· ·
95	9.2 (1) (a) SRAM and external I/O connection	9-2	Error correction	-
96	9.2 (1) (b) Page ROM connection	9-2	Error correction	+
97	9.3.3 Static Memory Control Registers 0 to 3 (SMC0 to SMC3)	9-6	Error correction	v
98	9.3.3 Static Memory Control Registers 0 to 3 (SMC0 to SMC3)	9-6	Error correction	v
99	9.3.5 Write Enable Switching Register (WREN)	9-11	Expression alignment	v
00	9.7 Memory Access Timing Examples	9-17 ~ 9-24	Error correction	,



				(3/5)
No	Applicable Item (Rev. 9.00 Section)	Applicable Page (Rev. 9.00)	Contents	Revised
101	9.7 Memory Access Timing Examples	9-18	Error correction	√
102	9.7 Memory Access Timing Examples	9-24	Error correction	~
103	10. Synchronous Burst Access Memory Controller	10-1	Complement	✓ ✓
104 105	10.1 Features 10.1 Features	10-1 10-2	Error correction Error correction	✓ ✓
105	10.1 Features	10-2	Error correction	· ✓
100	10.1 Features	10-2	Error correction	· √
108	10.2 Control registers	10-3	Error correction	\checkmark
109	10.2.1 WAITZ Selection Register (WAITZSEL)	10-4	Error correction	\checkmark
110	10.2.1 WAITZ Selection Register (WAITZSEL)	10-4 ~ 10-5	Complement	\checkmark
111	10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)	10-7	Error correction	~
112	10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)	10-7	Error correction	~
113	10.2.4 Synchronous Burst Access Memory Controller Operation Setting Register (SMC352MD)	10-9	Error correction	\checkmark
114	10.2.4 Synchronous Burst Access Memory Controller Operation Setting Register (SMC352MD) *caution needed	10-9	Error correction	\checkmark
115	10.2.4 Synchronous Burst Access Memory Controller Operation Setting Register (SMC352MD)	10-9	Error correction	~
116	10.2.6 Cycle Setting Register (SET_CYCLE)	10-11	Error correction	✓
117	10.2.8 Synchronous Burst Access Memory Controller Refresh Setting Register (REF_PERIOD0) *caution needed	10-15	Error correction	~
118	10.2.10 Synchronous Burst Access Memory Controller CSn Mode Registers (OPMODE0_n)	10-16	Error correction	\checkmark
119	10.2.11 Register Setup Procedure	10-17	Error correction	\checkmark
120	10.3.1 Bus Clock Selection	10-18	Error correction	\checkmark
121	10.3.3 Address/Data Multiplexing Feature	10-19	Error correction	\checkmark
122	10.3.4 Write Enable Signal (WRZn) Cycle Extension	10-19	Error correction	\checkmark
123	10.3.5 Controlling the Data Read Timing	10-20	Error correction	~
124	10.3.6 (1) Connection example 1	10-21	Error correction	\checkmark
125	10.3.6 (2) Connection example 2	10-22	Error correction	√
126	10.3.6 (3) Connection example 3	10-23	Error correction	\checkmark
127	10.4.2 Synchronous Access Timing	10-42	Complement	
128	11. External MCU Interface	11-1	Complement	
129	11.2.5 (2) HOSTIF bus control register (HIFBCC)	11-18	Expression alignment	\checkmark
130	11.3.2 Selection of Operational Mode	11-27	Complement	v
131 132	11.3.4 (2) HOSTIF synchronous SRAM control register 0 (HIFEXT0) 11.3.4 (3) HOSTIF synchronous SRAM control register 1 (HIFEXT1)	11-29 11-30	Complement	
132	11.3.5 (1) Write access by the external MCU (synchronous SRAM single	11-30	Complement	~
133	transfer, multiplexing of addresses and data, write status) 1.3.5 (2) Write access by the external MCU (synchronous SRAM single	11-31	Error correction	· ·
134	transfer, multiplexing of addresses and data, write strobe) 11.3.5 (3) Read access by the external MCU (synchronous SRAM single	11-32	Error correction	· ·
135 136	transfer, multiplexing of addresses and data)	11-33 12-1 ~ 12-25	Error correction	· ·
136	12.2.1 Transfer Mode Control Register (SFMSMD)	12-1~12-25	Error correction	· ✓
137	12.4.4 (1) ROM Reading by Individual Conversion	12-3	Complement	· ~
139	12.4.4 (2) ROM Reading by Using Prefetching	12-21	Complement	· ·
140	12.4.4 (4) ROM Reading by Using SPI Bus Cycle Extension	12-22	Complement	\checkmark
141	12.4.5 Automatic Release from the Deep Power-Down State	12-24	Complement	~
142	12.4.6 (3) SPI Bus Cycle Generation in Direct Communications Mode	12-25	Complement	1
143	13.1.1 Overview	13-4	Complement	
144	13.4.3.2 (4) (a) Channel status register (CHSTATn) (3/6)	13-21	Complement	\checkmark
145	13.4.3.2 (4) (b) Channel control register (CHCTRLn) (1/3)	13-25	Error correction	\checkmark
146	13.4.3.2 (4) (c) Channel configuration register (CHCFGn) (5/7)	13-32	Complement	~
	13.4.4.2 (4) (b) Channel control register (RTCHCTRL) (1/3)	13-58	Error correction	\checkmark
147			Europe composition	\checkmark
148	13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTFR)	13-84	Error correction	
148 149	13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTFR) 13.4.6 DMA Trigger Factor Selection Register (DTFRn, RTDTFR)	13-87	Error correction	✓
148	13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTFR) 13.4.6 DMA Trigger Factor Selection Register (DTFRn, RTDTFR) 13.7.2 (1) Register Mode Operation Flow 13.7.2 (2) (c) Terminal count output (DMATCZp) mask setting			✓ ✓ ✓
148 149 150 151	13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTFR) 13.4.6 DMA Trigger Factor Selection Register (DTFRn, RTDTFR) 13.7.2 (1) Register Mode Operation Flow 13.7.2 (2) (c) Terminal count output (DMATCZp) mask setting (CHCFGn.TCM)	13-87 13-93 13-94	Error correction Error correction Error correction	✓ ✓
148 149 150 151 152	13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTFR) 13.4.6 DMA Trigger Factor Selection Register (DTFRn, RTDTFR) 13.7.2 (1) Register Mode Operation Flow 13.7.2 (2) (c) Terminal count output (DMATCZp) mask setting (CHCFGn.TCM) 13.7.2 (3) (b) When two register sets are used for continuous execution	13-87 13-93 13-94 13-97	Error correction Error correction Error correction Error correction	✓ ✓ ✓
148 149 150 151 152 153	13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTFR) 13.4.6 DMA Trigger Factor Selection Register (DTFRn, RTDTFR) 13.7.2 (1) Register Mode Operation Flow 13.7.2 (2) (c) Terminal count output (DMATCZp) mask setting (CHCFGn.TCM) 13.7.2 (3) (b) When two register sets are used for continuous execution 13.8.3 (2) Edge detection	13-87 13-93 13-94 13-97 13-118	Error correction Error correction Error correction Error correction Error correction	✓ ✓ ✓ ✓
148 149 150 151 152 153 154	13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTFR) 13.4.6 DMA Trigger Factor Selection Register (DTFRn, RTDTFR) 13.7.2 (1) Register Mode Operation Flow 13.7.2 (2) (c) Terminal count output (DMATCZp) mask setting (CHCFGn.TCM) 13.7.2 (3) (b) When two register sets are used for continuous execution 13.8.3 (2) Edge detection 13.8.3 (3) Level detection	13-87 13-93 13-94 13-97 13-118 13-119	Error correction Error correction Error correction Error correction Error correction Error correction	✓ ✓ ✓
148 149 150 151 152 153 154 155	13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTFR) 13.4.6 DMA Trigger Factor Selection Register (DTFRn, RTDTFR) 13.7.2 (1) Register Mode Operation Flow 13.7.2 (2) (c) Terminal count output (DMATCZp) mask setting (CHCFGn.TCM) 13.7.2 (3) (b) When two register sets are used for continuous execution 13.8.3 (2) Edge detection 13.8.4 (1) Specification of the acknowledge signal mode for each DMA transfer request source	13-87 13-93 13-94 13-97 13-118 13-119 13-121	Error correction Error correction Error correction Error correction Error correction Error correction Error correction	
148 149 150 151 152 153 154	13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTFR) 13.4.6 DMA Trigger Factor Selection Register (DTFRn, RTDTFR) 13.7.2 (1) Register Mode Operation Flow 13.7.2 (2) (c) Terminal count output (DMATCZp) mask setting (CHCFGn.TCM) 13.7.2 (3) (b) When two register sets are used for continuous execution 13.8.3 (2) Edge detection 13.8.3 (3) Level detection 13.8.4 (1) Specification of the acknowledge signal mode for each DMA	13-87 13-93 13-94 13-97 13-118 13-119	Error correction Error correction Error correction Error correction Error correction Error correction	✓ ✓ ✓ ✓ ✓



No	Applicable Item (Rev. 9.00 Section)	Applicable Page (Rev. 9.00)	Contents	Revise
159	13.9.1 Setting Example 1 (Register Mode, Single Transfer Mode, and Hardware Trigger)	13-136	Error correction	\checkmark
160	13.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)	13-139	Error correction	~
161	13.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)	13-140	Error correction	~
162	13.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger)	13-142	Error correction	~
163	14.1 Features of TAUJ2	14-1	Expression alignment	\checkmark
164	14.1 Features of TAUJ2	14-1	Expression alignment	√
165	14.1 Features of TAUJ2	14-1	Expression alignment	\checkmark
166 167	14.1 Features of TAUJ2 14.1 Features of TAUJ2	14-2 14-2	Complement Error correction	✓ ✓
168	14.1 Features of TAUJ2	14-2	Error correction	· ~
169	14.1 Features of TAUJ2	14-2	Error correction	\checkmark
170	14.1 Features of TAUJ2	14-2	Error correction	\checkmark
171	14.1 Features of TAUJ2	14-2	Complement	\checkmark
172	14.3.2 (1) TAUJ2 Prescaler Clock Select Register (TAUJ2TPS)	14-12	Expression alignment	\checkmark
173	14.3.3 (2) TAUJ2 Channel Counter Register (TAUJ2CNTm)	14-15	Expression alignment	\checkmark
174	14.3.3 (3) TAUJ2 Channel Mode OS Register (TAUJ2CMORm)	14-19	Complement	✓
175	14.5.1 Basic Rules of Synchronous Channel Operation	14-31	Expression alignment	✓ ✓
176 177	14.7.5 (8) (b) Block diagram 15. Window Watchdog Timer A (WDTA)	<u>14-71</u> 15-1	Expression alignment Expression alignment	 ✓
178	15.1 Features of WDTA	15-1	Expression alignment	· √
179	15.2 Functional Overview	15-2	Expression alignment	~
180	16. Asynchronous Serial Interface J (UARTJ)	16-1	Expression alignment	~
181	16.1 Features of UARTJn	16-1	Expression alignment	√
182	16.1 Features of UARTJn	16-1	Expression alignment	\checkmark
183	16.1 Features of UARTJn	16-2	Complement	\checkmark
184	16.1 Features of UARTJn	16-2	Error correction	\checkmark
185	16.4 (2) UARTJn control register 1 (URTJnCTL1)	16-9	Error correction	
<u>186</u> 187	16.4 (5) UARTJn status register 0 (URTJnSTR0) 16.4 (6) UARTJn status register 1 (URTJnSTR1)	<u>16-15</u> 16-16	Complement Complement	
188	16.4 (6) UARTJI status register 1 (URTJIISTRT)	16-17	Complement	
189	16.5.3 Status Interrupt Request INTUAJnTIS *caution needed	16-31	Error correction	
190	16.6.6 (2) Reception start and stop	16-46	Complement	
191	16.7 Bit-Rate Generator	16-54	Complement	
192	17. Clocked Serial Interface H (CSIH)	17-1	Expression alignment	\checkmark
193	17.1 Features of CSIH	17-1	Expression alignment	✓
194	17.1 Features of CSIH	17-1	Expression alignment	√
195	17.1 Features of CSIH	17-1	Expression alignment	✓ ✓
196 197	17.1 Features of CSIH 17.1 Features of CSIH	<u>17-2</u> 17-2	Complement Expression alignment	v √
197	17.1 Features of CSIH	17-2	Error correction	· ·
199	17.1 Features of CSIH	17-2	Error correction	~
200	17.1 Features of CSIH	17-2	Error correction	~
201	17.1 Features of CSIH	17-2	Error correction	\checkmark
202	17.1 Features of CSIH	17-2	Error correction	\checkmark
203	17.1 Features of CSIH	17-2	Error correction	√
204	17.3 (4) CSIH status register 0 (CSIHnSTR0)	17-14	Error correction	✓
205	17.3 (4) CSIH status register 0 (CSIHnSTR0)	17-16	Error correction	✓ ✓
206 207	17.3 (6) CSIH memory control register 0 (CSIHnMCTL0) 17.3 (10) CSIH configuration register x (CSIHnCFGx)	<u> </u>	Error correction Expression alignment	✓ ✓
207 208	17.3 (10) CSIH configuration register x (CSIHICFGx)	17-27	Expression alignment	 ✓
208	17.3 (10) CSIH configuration register x (CSIHnCFGx)	17-28	Expression alignment	~
210	17.3 (10) CSIH configuration register x (CSIHnCFGx)	17-29	Expression alignment	~
211	17.3 (10) CSIH configuration register x (CSIHnCFGx)	17-29	Complement	\checkmark
212	17.3 (14) CSIH receive data register 0 for half word access (CSIHnRX0H)	17-34	Error correction	\checkmark
213	17.4.2 (2) One master and two slaves	17-38	Expression alignment	~
214	17.4.2 (2) One master and two slaves	17-38	Expression alignment	~
215	17.4.3 (1) Configuration registers	17-40	Error correction	\checkmark
216	17.4.14 Loop-Back Mode	17-75	Error correction	✓ ✓
217 218	18. I2C BUS (IICB) 18.1 Features of IICB	<u>18-1</u> 18-1	Expression alignment Expression alignment	 ✓
210 219	18.1 Features of IICB	18-1	Expression alignment	· √
220	18.1 Features of IICB	18-1	Complement	· √
	18.1 Features of IICB	18-1	Error correction	~
221				1
221 222	18.3 (6) (a) Setting transfer clock by using IICBnWL and IICBnWH registers	18-14	Error correction	
	 18.3 (6) (a) Setting transfer clock by using IICBnWL and IICBnWH registers 18.4.1 Pin Configuration 18.6.1 (4) Example of communication in single transfer mode (slave) 	18-14	Error correction	~



No	Applicable Item (Rev. 9.00 Section)	Applicable Page (Rev. 9.00)	Contents	Revise
225	18.9.1 (1) Master operation setting procedure during single transfer mode	18-117	Error correction	
226	18.9.1 (2) Slave operation setting procedure during single transfer mode	18-118	Error correction	√
227	18.9.2 (1) Single transfer mode setting procedure when communication reserve function is enabled (IICBnCTL1.IICBnSLRS bit = 0)	18-121	Error correction	
228	18.9.2 (1) Single transfer mode setting procedure when communication reserve function is enabled (IICBnCTL1.IICBnSLRS bit = 0)	18-122	Error correction	
229	18.9.2 (2) Single transfer mode setting procedure when communication reserve function is disabled (IICBnCTL1.IICBnSLRS bit = 1)	18-123	Complement	
230	18.9.2 (3) Continuous transfer mode setting procedure when communication reserve function is enabled (IICBnCTL1.IICBnSLRS bit = 0)	18-125	Complement	
231	18.9.2 (3) Continuous transfer mode setting procedure when communication reserve function is enabled (IICBnCTL1.IICBnSLRS bit = 0)	18-126	Complement	
232	18.9.2 (4) Continuous transfer mode setting procedure when communication reserve function is disabled (IICBnCTL1.IICBnSLRS bit = 1)	18-127	Error correction	
233	18.9.2 (4) Continuous transfer mode setting procedure when communication reserve function is disabled (IICBnCTL1.IICBnSLRS bit = 1)	18-128	Error correction	
234	19. CAN Controller (FCN)	19-1	Expression alignment	√
235	19. CAN Controller (FCN)	19-1	Expression alignment	~
236	19.1 Features of FCN	19-1	Expression alignment	~
237	19.1 Features of FCN	19-1	Expression alignment	√
238	19.1 Features of FCN	19-2	Error correction	√
239	19.3.2 (1) FCNn Global and Module Registers	19-12	Error correction	√
240	19.5.2 (1) FCNn Module Mask Control Register (FCNnCMMKCTLaH, FCNnCMMKCTLaW)	19-31	Error correction	~
241	19.5.2 (3) FCNn Module Last Error Information Register (FCNnCMLCSTR)	19-38	Error correction	√
242	19.13.1 Baud Rate Setting Conditions	19-99	Error correction	~
243	19.14.1 Initialization	19-106	Complement	_
244	19.14.2 Message Transmission	19-122	Complement	
245	20. CC-Link Interface	20-1	Expression alignment	√
246	20.1.2 CC-Link Bus Size Control Register (CCBSC)	20-2	Error correction	~
247	20.1.2 CC-Link Bus Size Control Register (CCBSC)	20-2	Error correction	~
248	20.1.3 CC-Link Bus Bridge Control Register 0 (CCSMC0)	20-2	Error correction	~
249	20.1.4 CC-Link Bus Bridge Control Register 1 (CCSMC1)	20-3	Error correction	~
250	20.1.6 CC-Link Slave RUN LED Control Register (CCSRUN)	20-4	Complement	~
251	21. System Registers (APB Peripheral Registers Area)	21-1	Expression alignment	~
252	21.1 List of Registers	21-2	Expression alignment	
253	21.3 IDCODE Register (IDCODE)	21-3	Error correction	~
254	21.7 System Protect Command Register (SYSPCMD)	21-7	Error correction	~
255	21.9.1 Timer Input Function Selection Register (SELCNT)	21-10	Expression alignment	~
256	21.9.1 Timer Input Function Selection Register (SELCNT)	21-11	Expression alignment	~
257	21.9.2 Timer Trigger Source Registers (TMTFR0 to TMTFR03)	21-15	Error correction	~
258	21.10.1 Noise Filter Setting Registers 0 to 3 (NFC0 to NFC3)	21-17	Complement	~
259	21.11 External Interrupt Mode Registers 0, 1, 2 (INTM0, INTM1, INTM2)	21-21	Error correction	~
260	21.11 External Interrupt Mode Registers 0, 1, 2 (INTM0, INTM1, INTM2)	21-21	Error correction	\checkmark
261	21.11 External Interrupt Mode Registers 0, 1, 2 (INTM0, INTM1, INTM2)	21-22	Error correction	~
262	21.12.2 Trigger-Synchronous Port Source Registers (RP0TFR to RP3TFR)	21-29	Error correction	~
263	21.14 CPU Bus Operating Mode Register (CPUBUSMD)	21-31	Expression alignment	~
264	21.15 SRAM Bridge Select Register (SRAMBRSEL)	21-32	New function	
265	22.1 JTAG interface	22-1	Error correction	~
266	22.1 JTAG interface	22-2	Error correction	~
267	22.1 JTAG interface	22-3	Error correction	~
	22.1 JTAG interface	22-3		~



No. 1 <u>2. Clocks and Resets</u>

Title of Section 2 expanded.

	V8.00	V9.00					
Page	Description	Page	Description				
2-1	[2. Clocks]	2-1	[2. Clocks and Resets]				

No. 2 2.1.1 Description of Internal Clocks

Note3 added to CLKOUT25M0-1.

V8.00				V9.00				
	Page	Description	Page	Description				
	2-1	[2.1.1 Description of Internal Clocks] CLKOUT25M0-1	2-1	[2.1.1 Description of Internal Clocks] CLKOUT25M0-1 ^{Note3}				


No. 3 2.1.1 Description of Internal Clocks

Note3 added.

	V8.00	V9.00			
Page	Description	Page	Description		
2-1	[2.1.1 Description of Internal Clocks] Notes 1. 2.	2-1	 [2.1.1 Description of Internal Clocks] Notes 1. 2. 3. The CLKOUT25M0-1 pins are only provided in the R-IN32M3-CL. 		

No. 4 2.1.2 Clock Configuration Diagram

APB subsystem block deleted. Labels corrected.



No. 5 2.2.2 Clock Control Registers (CLKGTD0, CLKGTD1)

Name of Bit 13 corrected.

	V8.00	V9.00				
Page	Description	Page	Description			
2-4	[2.2.2 Clock Control Registers (CLKGTD0, CLKGTD1)] - Bit field: Bit 13 = GC2C0	2-4	[2.2.2 Clock Control Registers (CLKGTD0, CLKGTD1)] - Bit field: Bit 13 = GCl2C0			
2-7	[Bit Position 13: GC2C0] I2C bus (I2C0) (1: Operating, 0: Stopped)	2-7	[Bit Position 13: GCI2C0] I2C bus (I2C0) (1: Operating, 0: Stopped)			

No. 6 2.3.2 (5) Reset output (RSTOUTZ output)

EtherCAT reset source corrected.

			V	8.00					V9.00								
Page		Description								Page Description							
	[2.3.2 (5) Reset output (RSTOUTZ output)] [Table 2.1 Reset Source and Targets to be Reset]							[2.3.2 (5) Reset outp [Table 2.1 Reset Sour	ut (RSTOUTZ rce and Target	out s to l	put)] be Reset]						
				Target	to be Rese	t							Target	to be Rese	t		
2-7	Decisioner -	Instruction RAM Data RAM		CC-Link IE Field Network Note 1		EtherCAT	CPU's debugging	Other peripheral	2-7	Reset Source	Instruction RAM Data RAM Buffer RAM	PLL	CC-Link IE Field Network ^{Note1} Power on reset	CC-Link	EtherCAT	CPU's debugging unit	Other peripheral circuits
	Reset Source	Buffer RAM	PLL	Power on reset	CC-Link		unit	circuits		PONRZ pin	~	~	✓	 ✓ 	×	-	✓
	PONRZ pin	✓	~	✓	~	~	-	×		RESETZ pin	-	~	✓	1	~	-	✓
	RESETZ pin	-	~	✓	 ✓ 	- ✓	-	×		HOTRESETZ pin Note1	_	_	-	~	_	_	~
	HOTRESETZ pin Note 1	-	-	-	~	√	-	✓		· · · ·	-			I			1

No. 7 2.3.4 (1) Software Reset Register (SFTRES1)

Description of RSWDT corrected.

	V8.00	V9.00			
Page	Description	Page	Description		
2-10	[2.3.4 (1) Software Reset Register (SFTRES1)] [Bit Position 4: RSWDT]		[2.3.4 (1) Software Reset Register (SFTRES1)] [Bit Position 4: RSWDT]		
2-10	Watchdog timer reset	2-10	Software reset for watchdog timer		



No. 8 3. CPU and Internal RAMs

Title of Section 3 expanded. introductory description modified.

	V8.00	V9.00			
Page	Description	Page	Description		
3-1	[3. CPU] This section explains information specific to R-IN32M3 products.	3-1	[3. CPU and Internal RAMs] This section describes an overview of the CPU and internal RAMs of an R-IN32M3.		

No. 9 3.4.2 Read Buffer

Description of Read Buffer corrected.

	V8.00	V9.00			
Page	Page Description		Description		
3-4	[3.4.2 Read Buffer] A 2-bit ECC error at the time of the read response is handled as an error in response to the AHB, and an ECC error interrupt is generated.	3-3	[3.4.2 Read Buffer] A 2-bit ECC error at the time of the read response is handled as an ECC error interrupt is generated.		

No. 10 3.5 Internal Data RAM

Description of Internal Data RAM modified.

	V8.00	V9.00			
Page	Page Description		Description		
3-5	[3.5 Internal Data RAM] The internal data RAM is a 512-Kbyte RAM that can be accessed from the AHB and Header Endec.	3-4	[3.5 Internal Data RAM] The internal data RAM is a 512-Kbyte RAM. It is accessible by the AHB and Header Endec (communication bus).		

No. 11 3.6 Buffer RAM

Access method to Buffer RAM corrected.

	V8.00	V9.00			
Page	Page Description		Description		
3-6	[3.6 Buffer RAM] The buffer RAM is a 64-Kbyte RAM that can be accessed from the AHB and communication bus.	3-5	[3.6 Buffer RAM] The buffer RAM is a 64-Kbyte RAM. It is accessible by the communication bus.		



No. 12 <u>4. Bus Architecture</u>

CC-Link added.

	V8.00				V9.00																
Page				Desci	ription				Page					Desc	ription						
	[4. Bus Architecture] [Table 4.1 AHB Internal Buses of the R-IN32M3]					[4. Bus Architecture] [Table 4.1 AHB Internal Buses of an R-IN32M3]															
	Ethernet MAC	А	~	_	~	~	_	Round robin (alternate) Note 3	4-1		Ethernet MAC	А	~	-	~	~	_	Round robin (alternate) ^{Note3}			
4-1	APB internal peripheral modules ^{Note 1}	A	~	_	~	~	_	Round robin (alternate) Note 3		4-1	4-1	4-1	4-1		CC-Link <r></r>	A	~	-	~	~	-
	moudles			ļ	1		<u> </u>	I			APB internal peripheral modules ^{Note1}	А	~	-	~	~	-	Round robin (alternate) Note3			

No. 13 6.2 Semaphores

Number of semaphore identifiers corrected.

V8.00			V9.00				
Page	Description	Page	Description				
	[6.2 Semaphores] 125 semaphore identifiers can be handled.	6-1	[6.2 Semaphores] 128 semaphore identifiers can be handled.				

No. 14 Deleted from Rev. 8.00: 6.6 Service Calls

Sub-Section [6.6 Service Calls] deleted.

V8.00			V9.00				
Page	Description	Page	Description				
6-4	[6.6 Service Calls]		(No entry)				
~		_					
6-6							

No. 15 7. Gigabit Ethernet MAC


Functional description about CC-Link IE Field of the R-IN32M3-CL corrected.

	V8.00	V9.00			
Page	Description	Page	Description		
7-1	[7. Gigabit Ethernet MAC] Please refer to "R-IN32M3-EC User's Manual" and "R-IN32M3-CL User's Manual" respectively about the EtherCAT slave function of "R-IN32M3-EC" and the CC-Link IE Field slave function of "R-IN32M3-CL".	7-1	[7. Gigabit Ethernet MAC] Please refer to "R-IN32M3-EC User's Manual" and "R-IN32M3-CL User's Manual" respectively about the EtherCAT slave function of "R-IN32M3-EC" and the CC-Link IE Field function of "R-IN32M3-CL".		



No. 16 7.1.1 Ethernet Interface Architecture

I/F between CC-Link IE Filed and Selector corrected. CC-Link Field Slave Controller changed to CC-Link IE Field.





No. 17 7.3.1 (3) Gigabit Ethernet MAC control register

Numbering of MAC address registers corrected.

	V8.00		V9.00				
Page	De	scription	Page	Descr	iption		
	[7.3.1 (3) Gigabit Ethernet MAC control reg			[7.3.1 (3) Gigabit Ethernet MAC control regist			
	Pause packet register	GMAC_PAUSPKT 4009 009CH		Pause packet register	GMAC_PAUSPKT 4009 009CH		
	MAC address register 0A	GMAC_ADF 0A 4009 0100H		MAC address register 1A	GMAC_ADF 1A 4009 0100H		
	MAC address register 0B	GMAC_ADF0B 4009 0104H		MAC address register 1B	GMAC_ADF 1B 4009 0104H		
	MAC address register 1A	GMAC_ADF 1A 4009 0108H		MAC address register 2A	GMAC_ADF 2A 4009 0108H		
	MAC address register 1B	GMAC_ADF 1B 4009 010cH		MAC address register 2B	GMAC_ADF 2B 4009 010cH		
	MAC address register 2A	GMAC_ADF 2A 4009 0110H		MAC address register 3A	GMAC_ADF 3A 4009 0110H		
	MAC address register 2B	GMAC_ADF 2B 4009 0114H		MAC address register 3B	GMAC_ADF 3B 4009 0114H		
	MAC address register 3A	GMAC_ADF 3A 4009 0118H		MAC address register 4A	GMAC_ADF 4A 4009 0118H		
	MAC address register 3B	GMAC_ADF 3B 4009 011cH		MAC address register 4B	GMAC_ADF 4B 4009 011cH		
	MAC address register 4A	GMAC_ADF 4A 4009 0120H		MAC address register 5A	GMAC_ADF 5A 4009 0120H		
	MAC address register 4B	GMAC_ADF 4B 4009 0124H		MAC address register 5B	GMAC_ADF 5B 4009 0124H		
	MAC address register 5A	GMAC_ADF 5A 4009 0128H		MAC address register 6A	GMAC_ADF 6A 4009 0128H		
				MAC address register 6B	GMAC_ADF 6B 4009.012CH		
	MAC address register 5B	GMAC_ADF 5B 4009 012cH					
	MAC address register 6A	GMAC_ADF 6A 4009 0130H		MAC address register 7A	GMAC_ADF 7A 4009 0130H		
	MAC address register 6B	GMAC_ADF6B 4009 0134H		MAC address register 7B	GMAC_ADF_7B 4009 0134H		
7-4	MAC address register 7A	GMAC_ADF 7A 4009 0138H	7-4	MAC address register 8A	GMAC_ADF 8A 4009 0138H		
7-5	MAC address register 7B	GMAC_ADF 7B 4009 013CH	7-5	MAC address register 8B	GMAC_ADF 8B 4009 013CH		
	MAC address register 8A	GMAC_ADF 8A 4009 0140H		MAC address register 9A	GMAC_ADF 9A 4009 0140H		
	MAC address register 8B	GMAC_ADF 8B 4009 0144H		MAC address register 9B	GMAC_ADF 9B 4009 0144H		
	MAC address register 9A	GMAC_ADF 9A 4009 0148H		MAC address register 10A	GMAC_ADF 10A 4009 0148H		
	MAC address register 9B	GMAC_ADF 9B 4009 014CH		MAC address register 10B	GMAC_ADF 10B 4009 014CH		
	MAC address register 10A	GMAC_ADF 10A 4009 0150H		MAC address register 11A	GMAC_ADF 11A 4009 0150H		
	MAC address register 10B	GMAC_ADF 10B 4009 0154H		MAC address register 11B	GMAC_ADI 11B 4009 0154H		
	MAC address register 11A	GMAC_ADF 11A 4009 0158H		MAC address register 12A	GMAC_ADF 12A 4009 0158H		
	MAC address register 11B	GMAC_ADF 11B 4009 015cH		MAC address register 12B	GMAC_ADF 12B 4009 015cH		
	MAC address register 12A	GMAC_ADF 12A 4009 0160H		MAC address register 13A	GMAC_ADI 13A 4009 0160H		
	MAC address register 12B	GMAC_ADF 12B 4009 0164H		MAC address register 13B	GMAC_ADF 13B 4009 0164H		
	MAC address register 13A	GMAC_ADF 13A 4009 0168H		MAC address register 14A	GMAC_ADF 14A 4009 0168H		
	MAC address register 13B	GMAC_ADF 13B 4009 016CH		MAC address register 14B	GMAC_ADF 14B 4009 016CH		
	MAC address register 14A	GMAC_ADF 14A 4009 0170H		MAC address register 15A	GMAC_ADF 15A 4009 0170H		
	MAC address register 14B	GMAC_ADF 14B 4009 0174H		MAC address register 15B	GMAC_ADF 15B 4009 0174H		
	MAC address register 15A	GMAC_ADF 15A 4009 0178H		MAC address register 16A	GMAC_ADI 16A 4009 0178H		
	MAC address register 15B	GMAC_ADF 15B 4009 017CH		MAC address register 16B	GMAC_ADF 16B 4009 017CH		
	RX FIFO status register	GMAC_RXFIFO 4009 0200H		RX FIFO status register	GMAC_RXFIFO 4009 0200H		

No. 18 7.3.1 (3) Gigabit Ethernet MAC control register

Notes for the LPI mode control register and LPI client timing control register deleted.

	V8.00	V9.00				
Page	Description		Description			
7-5	 [7.3.1 (3) Gigabit Ethernet MAC control register] LPI mode control register Note LIP client timing control register Note Note: This is only available when the value of the MACSEL register is "0000 0002H" since the Ethernet switch does not support LPI mode. 	7-5	[7.3.1 (3) Gigabit Ethernet MAC control registers] LPI mode control register LIP client timing control register (No entry)			

No. 19 7.3.1 (4) Hardware function call register

Register name corrected. Registers added.

	V8.00				V9.00						
Page	Description				Je Description						
	[7.3.1 (4) Hardware function call register]	1 (4) Hardware function call register]			7.3.1 (4) Hardware function call registers]						
	Register Name	Symbol	Address		Register Name	Symbol	Address				
	Hardware function command register	SYSC	4008 F000H		Hardware function system call egister	SYSC	4008 F000H				
	Hardware function argument register 4	R4 4008 F004H		Hardware function argument register 4	R4	4008 F004H					
	Hardware function argument register 5	R5	4008 F008H		Hardware function argument register 5	R5	4008 F008H				
7-5	Hardware function argument register 6	R6	4008 F00CH	7-5	Hardware function argument register 6	R6	4008 F00CH				
7-5	Hardware function argument register 7	R7	4008 F010H	6-1	Hardware function argument register 7	R7	4008 F010H				
	Hardware function return value register 0	R0	4008 F020H		Hardware function operating mode control register	CMD	4008 F014H				
	Hardware function return value register 1	R1	4008 F024H		Hardware function return value register 0	R0	4008 F020H				
					Hardware function return value register 1	R1	4008 F024H				
					Hardware function type register	CNTX_TYPE0	4008 0000H				
					Hardware function state register	CNTX_STAT0	4008 0008H				

No. 20 7.3.2.1 MAC Select Register (MACSEL)

Value corrected.

V8.00		V9.00	
Page	Description	Page	Description
7-6	[7.3.2.1 MAC Select Register (MACSEL)] [Bit Position 2 to 0: MAC2 to MAC0] 010 ^{Note 3}	7-6	[7.3.2.1 MAC Select Register (MACSEL)] [Bit Position 2 to 0: MAC2 to MAC0] 011 ^{Note3}



No. 21 7.3.3.1 MDC Clock Select Register (MDCCFG)

Value corrected.

V8.00		V9.00	
Page	Description	Page	Description
7-7	[7.3.3.1 MDC Clock Select Register (MDCCFG)] Caution 2. The setting of this register is only effective while the value of the MACSEL register is "0000 0000H" or "0000 0002H".	7-7	[7.3.3.1 MDC Clock Select Register (MDCCFG)] Caution 2. The setting of this register is only effective while the value of the MACSEL register is "0000 0000H" or "0000 0003H".

No. 22 7.3.4.1 MIIM Register (GMAC_MIIM)

Explicit bit names given.

V8.00		V9.00	
Page	Description	Page	Description
7-9	[7.3.4.1 MIIM Register (GMAC_MIIM)] 1. Start write operation: Set 1 to bit 26, PHY address to bits 25 to 21, PHY register address to bits 20 to 16, and write data to bits 15 to 0.	7-9	[7.3.4.1 MIIM Register (GMAC_MIIM)] 1. Start write operation: Set 1 to the RWDV bit, PHY address to the PHYADDR4 to 0 bits, PHY register address to the REGADDR4 to 0 bits, and write data to the DATA15 to 0 bits.

No. 23 7.3.4.1 MIIM Register (GMAC MIIM)

Description numbering corrected. Explicit bit names given.

V8.00		V9.00	
Page	Description	Page	Description
7-9	 [7.3.4.1 MIIM Register (GMAC_MIIM)] 4. Start read operation: Set 0 to bit 26, PHY address to bits 25 to 21, and PHY register address to bits 20 to 16. 	7-9	[7.3.4.1 MIIM Register (GMAC_MIIM)] 1. Start read operation: Set 0 to the RWDV bit, PHY address to the PHYADDR4 to 0 bits, and PHY register address to the REGADDR4 to 0 bits.

No. 24 7.3.4.1 MIIM Register (GMAC MIIM)

Caution corrected.

V8.00		V9.00	
Page	Description	Page	Description
7-9	[7.3.4.1 MIIM Register (GMAC_MIIM)] Caution: The setting of the MIIM register is only effective while the value of the MAC select register (MACSEL) is "0000 0000H" or "0000 0002H".	7-9	[7.3.4.1 MIIM Register (GMAC_MIIM)] Caution: The setting of this register is effective for the management interface selected by the MAC select register (MACSEL).

No. 25 7.3.4.1 MIIM Register (GMAC_MIIM)

Note modified.

V8.00		V9.00	
Page	Description	Page	Description
7-9	[7.3.4.1 MIIM Register (GMAC_MIIM)] Note 1. The RWDV bit after a reset indicates 1, but the DATA 15-0 bits do not indicate a valid value. It will indicate the correct state after the start processing of operation (writing to registers).	7-9	[7.3.4.1 MIIM Register (GMAC_MIIM)] Note. The RWDV bit becomes 1 after release from the reset state, but the settings of the DATA 15-0 bits are not effective at this time. When the RWDV bit is used to check the state of operation, start operation to read the correct state.

No. 26 7.3.4.2 TX ID Register (GMAC TXID)

Description of the TX ID register added.

	V8.00		V9.00	
Page	Description	Page	Description	
7-10	[7.3.4.2 TX ID Register (GMAC_TXID)] (No entry)	7-10	[7.3.4.2 TX ID Register (GMAC_TXID)] This register indicates the ID of the transmission frame corresponding to the setting of the GMAC_TXRESULT register. To check the transmission frame result ID, be sure to read this register before reading the GMAC_TXRESULT register. If the GMAC_TXRESULT register is read first, the transmission frame result is updated and the updated transmission frame ID is read from this register.	

No. 27 7.3.4.3 TX Result Register (GMAC_TXRESULT)

Description of the TX result register added.

	V8.00		V9.00	
Pa	e Description	Page	Description	
7-1	[7.3.4.3 TX Result Register (GMAC_TXRESULT)] (No entry)	7-10	[7.3.4.3 TX Result Register (GMAC_TXRESULT)] This register indicates the transmission frame result. The transmission frame result is updated when this register is read. The next time it is read, the updated transmission frame result can be read.	

No. 28 7.3.4.3 TX Result Register (GMAC_TXRESULT)

Caution deleted.

	V8.00		V9.00	
Page	Description	Page	Description	
7-10	[7.3.4.3 TX Result Register (GMAC_TXRESULT)] Caution: Both the TX ID and TX result registers indicate the result of the transmission frame. These two registers are updated when the TX result register is read, and the transmission result of the next frame can be read. Therefore, the TX ID register must be read first before reading the TX result register (If the TX result register is read first, the frame ID read by the TX ID register indicates the TX ID for the next transmission result).	7-10	[7.3.4.3 TX Result Register (GMAC_TXRESULT)] (No entry)	

No. 29 7.3.4.4 Mode Register (GMAC MODE)

Description of the mode register added.

V8.00		V9.00	
Page	Description	Page	Description
7-11	[7.3.4.4 Mode Register (GMAC_MODE)] (No entry)	7-11	[7.3.4.4 Mode Register (GMAC_MODE)] This register is used to control the operating mode of the gigabit Ethernet MAC.

No. 30 7.3.4.4 Mode Register (GMAC_MODE)

Description of bit 31 ETHMODE expanded.

V8.00		V9.00	
Page	Description	Page	Description
7-11	[7.3.4.4 Mode Register (GMAC_MODE)] [Bit Position 31: ETHMODE] Ethernet Mode 1: Operation is in Gigabit Ethernet mode.	7-11	[7.3.4.4 Mode Register (GMAC_MODE)] [Bit Position 31: ETHMODE] Ethernet Mode 1: Operation is in Gigabit Ethernet mode. Use this mode when the gigabit Ethernet MAC is connected the Ethernet switch.

No. 31 7.3.4.4 Mode Register (GMAC_MODE)

Description of bit 30 DUPMODE expanded.

	V8.00		V9.00	
Page	Description	Page	Description	
7-11	[7.3.4.4 Mode Register (GMAC_MODE)] [Bit Position 30: DUPMODE] Duplex Mode 1: Operation is in Full duplex mode.	7-11	[7.3.4.4 Mode Register (GMAC_MODE)] [Bit Position 30: DUPMODE] Duplex Mode 1: Operation is in Full duplex mode. Use this mode when the gigabit Ethernet MAC is connected the Ethernet switch.	



No. 32 7.3.4.5 RX Mode Register (GMAC_RXMODE)

Description of the RX mode register added.

V8.00		V9.00	
Page	Description	Page Description	
7-11	[7.3.4.5 RX Mode Register (GMAC_RXMODE)] (No entry)	7-11	[7.3.4.5 RX Mode Register (GMAC_RXMODE)] This register is used to control operation for reception of frames.

No. 33 7.3.4.5 RX Mode Register (GMAC RXMODE)

Description of bit 30 MFILLTEREN corrected.

V8.00		V9.00	
Page	Description	Page	Description
7-11	[7.3.4.5 RX Mode Register (GMAC_RXMODE)] [Bit Position 30: MFILLTEREN] Multicast Filtering Enable 1: Discard frames with multicast addresses other than those registered in the MAC address registers (GMAC_ADRnA, GMAC_ADRnB).	7-11	[7.3.4.5 RX Mode Register (GMAC_RXMODE)] [Bit Position 30: MFILLTEREN] Multicast Filtering Enable 1: Discard frames with multicast addresses other than those registered in the MAC address registers (GMAC_ADRnA, GMAC_ADRnB) (n = 1 to 16).

No. 34 7.3.4.6 TX Mode Register (GMAC_TXMODE)

Description of the TX mode register added.

V8.00		V9.00	
Page	Description	Page Description	
7-13	[7.3.4.6 TX Mode Register (GMAC_TXMODE)] (No entry)	7-13	[7.3.4.6 TX Mode Register (GMAC_TXMODE)] This register is used to control operation for transmission of frames.

No. 35 7.3.4.6 TX Mode Register (GMAC TXMODE)

Bit 26 SFOP deleted.

	V8.00		V9.00	
Page	Description	Page	Description	
7-13	[7.3.4.6 TX Mode Register (GMAC_TXMODE)] - Bit field: Bit 26 = SFOP - R/W attribute: Bit 26 = R/W [Bit Position 26: SFOP] Store & Forward Option 1: A frame counter is used in the TX FIFO 0: A frame counter is not used in the TX FIFO	7-13	[7.3.4.6 TX Mode Register (GMAC_TXMODE)] - Bit field: Bit 26 = 0 - R/W attribute: Bit 26 = 0 (No entry)	



No. 36 7.3.4.6 TX Mode Register (GMAC_TXMODE)

Note added to the description of bit 30 LPTXEN.

V8.00		V9.00	
Page	Description	Page	Description
7-13	[7.3.4.6 TX Mode Register (GMAC_TXMODE)] [Bit Position 30: LPTXEN] Long Packet TX Enable 1: Transmission of frames which exceed the length specified by the IEEE802.3 standard is enabled.	7-13	[7.3.4.6 TX Mode Register (GMAC_TXMODE)] [Bit Position 30: LPTXEN] Long Packet TX Enable 1: Transmission of frames which exceed the length specified by the IEEE802.3 standard is enabled. ^{Note}

No. 37 7.3.4.6 TX Mode Register (GMAC_TXMODE)

Note added.

	V8.00		V9.00	
Р	age	Description	Page	Description
7	7-13	[7.3.4.6 TX Mode Register (GMAC_TXMODE)] (No entry)	7-13	[7.3.4.6 TX Mode Register (GMAC_TXMODE)] Note: LPTXEN must be set to 1 since the frame size may exceed the maximum size of 1518 bytes while management tag insertion of the Ethernet switch is enabled (the SWTAGEN bit in the ETHSWMTC register is 1).

No. 38 7.3.4.6 TX Mode Register (GMAC_TXMODE)

Description of bits 7-6 TRBMODE1-0 modified.

	V8.00		V9.00	
Page	Description	Page	Description	
7-14	[7.3.4.6 TX Mode Register (GMAC_TXMODE)] [Bit Position 7, 6: TRBMODE1-0] Transmission Result Buffer Mode Control how to write the transmission result to the TX result register. 00: Always writing 01: Writing only proceeds when an error occurs. 10: Writing does not proceed	7-14	[7.3.4.6 TX Mode Register (GMAC_TXMODE)] [Bit Position 7, 6: TRBMODE1-0] Transmission Result Buffer Mode Control how to write the transmission result to the GMAC_TXRESULT register. 00: Always writing 01: Writing only proceeds when an error occurs. 10: Writing does not proceed 11: Setting prohibited	



No. 39 7.3.4.7 Reset Register (GMAC_RESET)

Description of the reset register added.

	V8.00		V9.00	
Page	Description	Page	Description	
7-14	[7.3.4.7 Reset Register (GMAC_RESET)] (No entry)	7-15	[7.3.4.7 Reset Register (GMAC_RESET)] This register is a trigger register for resetting the gigabit Ethernet MAC by software. The modules can be reset by setting the corresponding bit to 1. The value of the bit automatically returns to 0 afterward.	

No. 40 7.3.4.7 Reset Register (GMAC RESET)

Description of bit 31 ALLRST expanded.

	V8.00		V9.00	
Page	Description	Page	Description	
7-14	[7.3.4.7 Reset Register (GMAC_RESET)] [Bit Position 31: ALLRST] All Ethernet MAC modules are reset. This bit returns to 0 automatically.	7-15	[7.3.4.7 Reset Register (GMAC_RESET)] [Bit Position 31: ALLRST] All Ethernet MAC modules are reset. 0: Reset completed 1: Reset the modules.	

No. 41 7.3.4.7 Reset Register (GMAC_RESET)

Description of bit 15 TXRST expanded.

V8.00		V9.00	
Page	Description	Page	Description
7-14	[7.3.4.7 Reset Register (GMAC_RESET)] [Bit Position 15: TXRST] The TX MAC, TX FIFO, and TX DMA modules are reset. This bit returns to 0 automatically.	7-15	[7.3.4.7 Reset Register (GMAC_RESET)] [Bit Position 15: TXRST] The TX MAC, TX FIFO, and TX DMA modules are reset. 0: Reset completed 1: Reset the modules.

No. 42 7.3.4.7 Reset Register (GMAC_RESET)

Description of bit 13 RXRST expanded.

V8.00		V9.00	
Page	Description	Page	Description
7-14	[7.3.4.7 Reset Register (GMAC_RESET)] [Bit Position 13: RXRST] The RX MAC, RX FIFO, and RX DMA modules are reset. This bit returns to 0 automatically.	7-15	[7.3.4.7 Reset Register (GMAC_RESET)] [Bit Position 13: RXRST] The RX MAC, RX FIFO, and RX DMA modules are reset. 0: Reset completed 1: Reset the modules.



No. 43 7.3.4.8 Pause Packet Data Register (GMAC_PAUSEn)

Description of the pause register added.

V8.00		V9.00	
Page	Description	Page Description	
7-15	[7.3.4.8 Pause Packet Data Register (GMAC_PAUSEn)] (No entry)	7-16	[7.3.4.8 Pause Packet Data Register (GMAC_PAUSEn)] This register is used to specify a pause packet for transmission.

No. 44 7.3.4.9 RX Flow Control Register (GMAC FLWCTL)

Description of the RX flow control register added.

V8.00		V9.00	
Page	Description	Page	Description
7-16	[7.3.4.9 RX Flow Control Register (GMAC_FLWCTL)] (No entry)	7-17	[7.3.4.9 RX Flow Control Register (GMAC_FLWCTL)] This register is used to control reception of a pause packet.

No. 45 7.3.4.10 Pause Packet Register (GMAC PAUSPKT)

Description of the pause packet register added.

	V8.00		V9.00	
Page	Description	Page	Description	
7-16	[7.3.4.10 Pause Packet Register (GMAC_PAUSPKT)] (No entry)	7-18	[7.3.4.10 Pause Packet Register (GMAC_PAUSPKT)] This register is used to control transmission of a pause packet. When 1 is written to the PPR bit, transmission of a pause packet starts. The bit is automatically set to 0 following the completion of the transmission.	

No. 46 7.3.4.10 Pause Packet Register (GMAC_PAUSPKT)

Description of bit 31 PPR modified.

	V8.00		V9.00	
Page	Description	Page	Description	
7-16	[7.3.4.10 Pause Packet Register (GMAC_PAUSPKT)] [Bit Position 31: PPR] A pause packet is transmitted by writing '1' to this bit. When the transmission of a pause packet ends, it returns to `0'.		[7.3.4.10 Pause Packet Register (GMAC_PAUSPKT)] [Bit Position 31: PPR] This bit controls transmission of a pause packet. 0: Nothing is to be done. 1: Start transmission of a pause packet.	

No. 47 7.3.4.11 MAC Address Registers (GMAC_ADRnA, GMAC_ADRnB)

Description of the MAC address register corrected.

	V8.00		V9.00	
Page	Description	Page	Description	
7-17	[7.3.4.11 MAC Address Registers (GMAC_ADRnA, GMAC_ADRnB)] These registers are used to configure the MAC addresses. A total of 16 MAC addresses can be registered. Bits 23 to 16 in the GMAC_ADRnB register can also be used to enable filtering of multiple addresses (n=0, 1,, 15).	7-19	[7.3.4.11 MAC Address Registers (GMAC_ADRnA, GMAC_ADRnB)] These registers are used to configure the MAC addresses. A total of 16 MAC addresses can be registered. Multiple addresses can be filtered by using the BITMSK7 to 0 bits of the GMAC_ADRnB register (n = 0, 2,, 16).	

No. 48 7.3.4.11 MAC Address Registers (GMAC ADRnA, GMAC ADRnB)

Description of bits 23-16 BITMSK7-0 modified.

	V8.00		V9.00	
Page	Description	Page	Description	
7-17	[7.3.4.11 MAC Address Registers (GMAC_ADRNA, GMAC_ADRNB)] [Bit Position 23 to 16: BITMSK7-0] These bits mask given bits for matching in the comparison of DA[7:0]. Bits [23:16] of this register correspond to the DA [7:0] bits, respectively, and those for which the BITMSK setting is 0 are excluded from comparison for matching. For example, if mask register bits BITMSK2-0 are all 0, DA[2:0] are excluded from comparison for matching. In other words, if DA[47:3] match, the given frame is acquired.	7-19	[7.3.4.11 MAC Address Registers (GMAC_ADRnA, GMAC_ADRnB)] [Bit Position 23 to 16: BITMSK7-0] These bits mask given bits for matching in the comparison of the destination MAC address [7:0] bits. Bits [23:16] of this register correspond to the destination MAC address [7:0] bits, respectively, and those for which the BITMSK setting is 0 are excluded from comparison for matching. For example, if mask register bits BITMSK2-0 are all 0s, the destination MAC address [2:0] bits are excluded from comparison for matching. In other words, if the destination MAC address [47:3] bits match, the given frame is acquired.	

No. 49 7.3.4.12 RX FIFO Status Register (GMAC RXFIFO)

Description of the RX FIFO status register added.

V8.00		V9.00	
Page	Description	Page	Description
7-18	[7.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)] (No entry)	7-20	[7.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)] This register is a status register which indicates the state of the reception FIFO.

No. 50 7.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)

Description of bit 31 RFULL modified.

	V8.00		V9.00	
Page	Description	Page	Description	
7-18	[7.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)] [Bit Position 31: RFULL] RX FIFO Almost Full 1: Indicate that the data in the RX FIFO buffer is over the Receive Almost Full Threshold. (This threshold is configured by the RX mode register.)	7-20	[7.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)] [Bit Position 31: RFULL] RX FIFO Almost Full 1: Indicate that the data in the RX FIFO buffer is over the Receive Almost Full Threshold. (This threshold is configured by the GMAC_RXMODE register.)	

No. 51 7.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)

Description of bit 30 REMP modified.

	V8.00		V9.00	
Page	Description	Page	Description	
7-18	[7.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)] [Bit Position 30: REMP] RX FIFO Almost Empty 1: Indicate that the data in the RX FIFO buffer is below the Receive Almost Empty Threshold. (This threshold is configured by the RX mode register.)	7-20	[7.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)] [Bit Position 30: REMP] RX FIFO Almost Empty 1: Indicate that the data in the RX FIFO buffer is below the Receive Almost Empty Threshold. (This threshold is configured by the GMAC_RXMODE register.)	

No. 52 7.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)

Description of bit 29 RRT modified.

	V8.00		V9.00	
Page	Description	Page	Description	
7-18	[7.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)] [Bit Position 29: RRT] RX FIFO Read Trigger 1: Indicate that the data in the RX FIFO buffer is below the RX FIFO Read Threshold. (This threshold is configured by the RX mode register.)	7-20	[7.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)] [Bit Position: 29 RRT] RX FIFO Read Trigger 1: Indicate that the data in the RX FIFO buffer is below the RX FIFO Read Threshold. (This threshold is configured by the GMAC_RXMODE register.)	

No. 53 7.3.4.13 TX FIFO Status Register (GMAC_TXFIFO)

Description of the TX FIFO status register added.

V8.00		V9.00	
Page	Description	Page	Description
7-19	[7.3.4.13 TX FIFO Status Register (GMAC_TXFIFO)] (No entry)	7-21	[7.3.4.13 TX FIFO Status Register (GMAC_TXFIFO)] This register is a status register which indicates the state of the transmission FIFO.



No. 54 7.3.4.13 TX FIFO Status Register (GMAC_TXFIFO)

Bit 31 TFULL deleted.

	V8.00		V9.00	
Page	Description	Page	Description	
	[7.3.4.13 TX FIFO Status Register (GMAC_TXFIFO)]		[7.3.4.13 TX FIFO Status Register (GMAC_TXFIFO)]	
7-19	- Bit field: Bit 31 = TFULL	7-21	- Bit field: Bit $31 = 0$	
	- R/W attribute: Bit 31 = R		- R/W attribute: Bit $31 = 0$	

No. 55 7.3.4.14 TCPIPACC Register (GMAC_ACC)

Description of the TCPIPACC register added.

V8.00		V9.00	
Page	Description	Page	Description
7-20	[7.3.4.14 TCPIPACC Register (GMAC_ACC)] (No entry)	7-22	[7.3.4.14 TCPIPACC Register (GMAC_ACC)] This register is used to control operation of the TCPIP accelerator.

No. 56 7.3.4.14 TCPIPACC Register (GMAC_ACC)

Description of bit 2 RTCPIPACC expanded.

	V8.00		V9.00	
Page	Description	Page	Description	
7-20	[7.3.4.14 TCPIPACC Register (GMAC_ACC)] [Bit Position 2: RTCPIPACC] 1: RX TCPIPACC Off Disable the checksum support of the RX TCPIP accelerator. Padding in the MAC header section is inserted.	7-22	[7.3.4.14 TCPIPACC Register (GMAC_ACC)] [Bit Position 2: RTCPIPACC] 1: RX TCPIPACC Off Disable the checksum support for the RX TCPIP accelerator. Padding in the MAC header section is inserted. 0: The checksum support for the RX TCPIP accelerator remains enabled.	

No. 57 7.3.4.15 RX MAC Enable Register (GMAC RXMAC ENA)

Description of the RX MAC enable register added.

V8.00		V9.00	
Page	Description	Page	Description
7-20	[7.3.4.15 RX MAC Enable Register (GMAC_RXMAC_ENA)] (No entry)	7-22	[7.3.4.15 RX MAC Enable Register (GMAC_RXMAC_ENA)] This register is used to control operation of the reception MAC.



No. 58 7.3.4.16 LPI mode control register (GMAC_LPI_MODE)

Description of the LPI mode control register added.

	V8.00		V9.00	
Page	Description	Page	Description	
7-21	[7.3.4.16 LPI mode control register (GMAC_LPI_MODE)] (No entry)	7-23	[7.3.4.16 LPI mode control register (GMAC_LPI_MODE)] This register is used control LPI (Low Power Idle) mode. If the Gigabit Ethernet MAC is connected via the Ethernet switch, do not use this register to set LPI mode.	

No. 59 7.3.4.17 LPI Client Timing Control Register (GMAC LPI TIMING)

Description of the LPI client timing control register added.

V8.00		V9.00	
Page	Description	Page	Description
7-21	[7.3.4.17 LPI Client Timing Control Register (GMAC_LPI_TIMING)] (No entry)	7-23	[7.3.4.17 LPI Client Timing Control Register (GMAC_LPI_TIMING)] This register is used to control the signal timing in LPI mode.
7-21		7-25	Do not use this register if the Gigabit Ethernet MAC is connected via the Ethernet switch.

No. 60 7.3.4.17 LPI Client Timing Control Register (GMAC_LPI_TIMING)

Value in Caution for the LPI client timing control register corrected.

V8.00		V9.00	
Page	Description	Page	Description
7-21	[7.3.4.17 LPI Client Timing Control Register (GMAC_LPI_TIMING)] Caution: The settings of the GMAC_LPI_MODE and GMAC_PLI_TIMING registers are effective while the MACSEL register value is 0000 0002H.	7-23	[7.3.4.17 LPI Client Timing Control Register (GMAC_LPI_TIMING)] Caution: The settings of the GMAC_LPI_MODE and GMAC_LPI_TIMING registers are effective while the MACSEL register value is 0000 0003H.

No. 61 7.3.4.18 Receive Buffer Information Register (BUFID)

R/W attribute corrected.

V8.00		V9.00	
Page	Description	Page	Description
7.00	[7.3.4.18 Receive Buffer Information Register (BUFID)]	7.04	[7.3.4.18 Receive Buffer Information Register (BUFID)]
7-22	- R/W attribute: Bit 31 = R/W - R/W attribute: Bit[28:0] = R/W	7-24	- R/W attribute: Bit 31 = R - R/W attribute: Bit[28:0] = R



No. 62 7.3.4.18 Receive Buffer Information Register (BUFID)

Note added.

V8.00		V9.00	
Page	Description	Page	Description
7-22	[7.3.4.18 Receive Buffer Information Register (BUFID)] (No entry)	7-24	[7.3.4.18 Receive Buffer Information Register (BUFID)] Note: Since this register indicates the information of the next received data every time it is read, the value of this register changes every time it is read.

No. 63 7.3.5 Hardware Function Call Register

Description of hardware function call register modified.

	V8.00		V9.00	
Page	Description	Page	Description	
7-23	[7.3.5 Hardware Function Call Register] The hardware function call register is used to acquire buffers and start transmission or reception (hardware function). The hardware function is executed by writing the given command to the command register (SYSC) after configuring the argument registers (R4-R7).	7-25	[7.3.5 Hardware Function Call Register] The hardware function call registers are used to acquire buffers and start transmission or reception (hardware function). The hardware function is executed by writing the given command to the system call register (SYSC) after configuring the argument registers (R4 to R7). For how to configure the hardware function call registers, see section 7.4.1, Hardware Functions.	

No. 64 7.3.5.1 Hardware Function Command Register (SYSC)

Functions of the hardware function system call register added and corrected. Note deleted.

	V8.00		V9.00	
Page	Description	Page	Description	
7-23	[7.3.5.1 Hardware Function Command Register (SYSC)] [Bit Position 15 to 0: SYSC15-0] 0x5000 Acquire buffers 0x5100 Start transmission 0x5101 Start reception Others Setting prohibited Note: The hardware function related registers are also used for controlling the hardware OS	7-25	[7.3.5.1 Hardware Function Command Register (SYSC)] [Bit Position 15 to 0: SYSC15-0] 0x5000 Acquires a long buffer. 0x5001 Releases the whole area of the buffer. 0x5002 Releases the part of the buffer. 0x5101 Enables DMA for the reception MAC. 0x5102 Disables DMA for the reception MAC. 0x5102 Disables DMA for the reception MAC. 0x510B Controls interrupts for the reception MACDMAC. 0x510D Obtains error sources for the reception MACDMAC. 0x510D Obtains error sources in the transmission MACDMAC. 0x510C Obtains error sources in the transmission MACDMAC. 0x510C Obtains error sources in the transmission MACDMAC. 0x5211 Starts DMA transfer between the buffer RAM and data RAM. 0x5212 Starts replacing data in the buffer RAM or data RAM. 0x5104 Starts DMA transfer between the buffer RAMs. 0x5114 Starts DMA transfer between the buffer RAMs. 0x5114 Starts DMA transfer between the buffer RAMs (descriptor method). Others Setting prohibited	
	accelerator.		(No entry)	

No. 65 7.3.5.2 Hardware Function Argument Registers (R4 to 7)

Description of the hardware function argument register expanded.

V8.00		V9.00	
Page	Description	Page	Description
7-24	[7.3.5.2 Hardware Function Argument Registers (R4-7)] These registers are for writing arguments transferred to a hardware function. Which register is used differs with the hardware function.	7-26	[7.3.5.2 Hardware Function Argument Registers (R4 to R7)] These registers are for writing arguments transferred to a hardware function. Which register is used differs with the hardware function. For details, see section 7.4, Functions.

No. 66 7.3.5.3 Hardware Function Operating Mode Control Register (CMD)

Hardware function operating mode control register added.

	V8.00		V9.00	
F	Page	Description	Page	Description
	-	(No entry)	7-27	[7.3.5.3 Hardware Function Operating Mode Control Register (CMD)]

No. 67 7.3.5.4 Hardware Function Return Value Registers (R0, R1)

Description of the hardware function return value register expanded.

	V8.00		V9.00	
Page	Description	Page	Description	
7-25	[7.3.5.3 Hardware Function Return Value Registers (R0, R1)] These registers indicate the returned value from a hardware function. The meaning of the returned value depends on the hardware function.	7-28	[7.3.5.4 Hardware Function Return Value Registers (R0, R1)] These registers hold the value returned from a hardware function. The value returned depends on the hardware function. For details, see section 7.4, Functions.	

No. 68 7.3.5.5 Hardware Function Type Register (CNTX_TYPE0)

Hardware function type register added.

	V8.00		V9.00	
Page	Description	Page	Description	
—	(No entry)	7-28	[7.3.5.5 Hardware Function Type Register (CNTX_TYPE0)]	

No. 69 7.3.5.6 Hardware Function State Register (CNTX_STAT0)

Hardware function state register added.

	V8.00		V9.00	
	Page	Description	Page	Description
Ī	_	(No entry)	7-29	[7.3.5.6 Hardware Function State Register (CNTX_STAT0)]

No. 70 7.4.1 Hardware Functions

Hardware functions added.

	V8.00		V9.00	
	Page	Description	Page	Description
Ī	_	(No entry)	7-30	[7.4.1 Hardware Functions]


No. 71 7.4.1.1 Initial Settings

Initial settings added.

	V8.00		V9.00	
Page	Description	Page	Description	
_	(No entry)	7-31	[7.4.1.1 Initial Settings]	

No. 72 7.4.1.2 Flow of Processing for Issuing the Hardware Function Call

Flow chart expanded.



No. 73 7.4.1.3 Buffer Allocator

Buffer allocator added.

	V8.00		V9.00	
Page	Description	Page	Description	
_	(No entry)	7-32	[7.4.1.3 Buffer Allocator]	

No. 74 7.4.1.4 MAC DMA Controller

MAC DMA controller added.

	V8.00		V9.00	
Page	Description	Page	Description	
_	(No entry)	7-39	[7.4.1.4 MAC DMA Controller]	

No. 75 7.4.1.5 Buffer RAM DMA Controller

Buffer RAM DMA controller added.

	V8.00		V9.00	
	Page	Description	Page	Description
l	_	(No entry)	7-50	[7.4.1.5 Buffer RAM DMA Controller]

No. 76 7.4.2 Interrupts

Interrupts added.

	V8.00		V9.00	
Page	Description	Page	Description	
-	(No entry)	7-55	[7.4.2 Interrupts]	

No. 77 Deleted from Rev. 8.00: 7.4.1.1 Initial Settings

Initial settings sub-section deleted.

	V8.00		V9.00	
Page	Description	Page	Description	
7-27	 [7.4.1.1 Initial Settings] At first, write 0x8000 0000 to the RESET register (→ 7.3.4.7) to reset the MAC. Make initial settings for the following registers. MAC address register (→ 7.3.4.11) TX MODE register (→ 7.3.4.6) RX MODE register (→ 7.3.4.5) 	7-57	(No entry)	

No. 78 7.4.3.1 Acquiring a Transmit Buffer

Description of R0 corrected.

	V8.00		V9.00	
Pa	age	Description	Page	Description
7.	-28 0x000	1.2 Acquiring a Transmit Buffer] ister: R0 (bit 15 to bit 0)] 01,0x0000: Securing of the memory completed irs : Error (failure in securing the memory block)	7-58	[7.4.3.1 Acquiring a Transmit Buffer] [Register: R0] 0xb and R0[29] = 1: Success 2'b10: Invalid system call 2'b11: The buffer is insufficient.



No. 79 7.4.3.2 Creating TX Data

Description modified and changed to Caution style.

	V8.00		V9.00	
Page	Description	Page	Description	
7-29	 [7.4.1.3 Creating TX data] If the above format is not followed, the operation is undefined. Padding (2 bytes) can be by any value. The padding (2 bytes) is not included in the specified size of Ethernet frames (TX_WORD[12:0], TX_EOB[1:0]). 	7-59	 [7.4.3.2 Creating TX Data] Cautions Make sure that the TX data conforms to this format. Padding (2 bytes) can be by any value. Padding (2 bytes) is not included in the specified size of Ethernet frames (TX_WORD[12:0], TX_EOB[1:0]). 	

No. 80 Deleted from Rev. 8.00: 7.4.2.1 Initial Settings

Initial settings sub-section deleted.

	V8.00		V9.00	
Page	Description	Page	Description	
7-33	[7.4.2.1 Initial Settings] Reset the MAC and make initial settings for the registers as in section 7.4.1.1.	7-63	(No entry)	

No. 81 7.4.4.5 Rx Data Format

Number of bytes for Padding corrected.

	V8.00	V9.00			
Page	Description	Page	Description		
7-34 [7.4.2.6 Rx Data Format] Padding (0 to 3 bytes)			[7.4.4.5 Rx Data Format] Padding (0 to 7 bytes)		

No. 82 7.4.4.5 Rx Data Format

Definition (for Frames without the TPC/IP and UDP/IP Packets) added to the figure title.

	V8.00	V9.00		
Page	Description	Page	Description	
7-34	[7.4.2.6 Rx Data Format] [Figure 7.6 RX Data Format]		[7.4.4.5 Rx Data Format] [Figure 7.15 Format of Receive Data for Frames without the TPC/IP and UDP/IP Packets]	

No. 83 7.4.4.5 Rx Data Format

Figure 7.16 added.

	V8.00		V9.00					
Page	Description	Page	Description					
7-34	[7.4.2.6 Rx Data Format] (No entry)	7-65	7.4.4.5 Rx Data Format] [Figure 7.16 Format of Receive Data for Frames with the TPC/IP and UDP/IP Packets] 31 30 29 28 27 26 25 24 23 22 21 20 19 16 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Destination MAC Address (6 bytes) Destination MAC Address (6 bytes) Source MAC Address (6 bytes) Padding (2 bytes) Padding (2 bytes) Padding (2 bytes) Check Sum (2 bytes) Padding (2 or 6 bytes) Check Sum (2 bytes) Padding (2 or 6 bytes) Check Sum (2 bytes) NUMUNITY NUMUNITY NUMUNITY Padding (2 or 6 bytes) Check Sum (2 bytes) NUMUNITY NUMU					

No. 84 8.3.1 (2) Switch Configuration Registers

Name of input learning blocking register corrected.

	V8.00	V9.00		
Page	Description	Page	Description	
8-3	8-3 [8.3.1 (2) Switch configuration registers] Input learning blocking register INPUT_LERAN_BLOCK		[8.3.1 (2) Switch Configuration Registers] Input learning blocking register INPUT_LEARN_BLOCK	

No. 85 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)

Description of Ethernet PHY LINK mode register expanded.

V8.00			V9.00		
Page	Page Description		Description		
8-6	[8.3.2.1 Ethernet PHY LINK mode register (ETHPHYLNK)] This register is used to specify the active level of Ethernet PHY LINK signal. This register can be read and written in 32- or 16-bit units.	8-6	[8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)] This register is used to specify the active level of the Ethernet PHY LINK signals. Set this register according to the active level of the PHYLINK signal from an external PHY to be connected. This register can be read or written in 32- or 16-bit units.		

No. 86 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)

Caution 2 added.

	V8.00	V9.00			
Page	Description	Page	Description		
8-6	[8.3.2.1 Ethernet PHY LINK mode register (ETHPHYLNK)] Caution: This register is only writable after protection has been released by a special sequence of writing to the system protection command register (SYSPCMD). For how to release protection, see the description of the system protection command register (SYSPCMD). No special sequence is required for reading the register.	8-6	 [8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)] Cautions This register is only writable after protection has been released by a special sequence of writing to the system protection command register (SYSPCMD). For how to release protection, see the description of the system protection command register (SYSPCMD). No special sequence is required for reading the register. Since the Ethernet PHY of the R-IN32M3-EC operates according to the setting of the initial value, leave the value at the initial value. 		

No. 87 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)

Description of bit 3 CATLINK1 modified.

	V8.00	V9.00					
Page	Description	Page	e Description				
8-6	[8.3.2.1 Ethernet PHY LINK mode register (ETHPHYLNK)] [Bit Position 3: CATLINK1] Specify the active level of the PHYLINK1 signal using EtherCAT interface. 1: Active-Low PHYLINK signal (initial). 0: Active-High PHYLINK signal.	8-6	[8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)] [Bit Position 3: CATLINK1] This bit sets the active level of the PHYLINK signal for port 1 of the EtherCAT interface. 1: The PHYLINK signal is active high. 0: The PHYLINK signal is active low (initial value).				

No. 88 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)

Description of bit 2 CATLINK0 modified.

	V8.00	V9.00					
Page	Description	Page	Description				
8-6	[8.3.2.1 Ethernet PHY LINK mode register (ETHPHYLNK)] [Bit Position 2: CATLINK0] Specify the active level of the PHYLINK0 signal using EtherCAT interface. 1: Active-Low PHYLINK signal (initial). 0: Active-High PHYLINK signal.	8-6	[8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)] [Bit Position 2: CATLINK0] This bit sets the active level of the PHYLINK signal for port 0 of the EtherCAT interface. 1: The PHYLINK signal is active high. 0: The PHYLINK signal is active low (initial value).				

No. 89 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)

Description of bit 1 SWLINK1 modified.

	V8.00	V9.00					
Page	Description	Page	Description				
8-6	[8.3.2.1 Ethernet PHY LINK mode register (ETHPHYLNK)] [Bit Position 1: SWLINK1] Specify the active level of the LINK1 signal using Ethernet Switch interface. 1: Active-Low PHYLINK signal. 0: Active-High PHYLINK signal (initial).	8-6	[8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)] [Bit Position 1: SWLINK1] This bit sets the active level of the PHYLINK signal for port 1 of the Ethernet switch interface. 1: The PHYLINK signal is active low (initial value) 0: The PHYLINK signal is active high.				

No. 90 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)

Description of bit 0 SWLINK0 modified.

	V8.00	V9.00						
Page	Description	Page	Description					
8-6	[8.3.2.1 Ethernet PHY LINK mode register (ETHPHYLNK)] [Bit Position 0: SWLINK0] Specify the active level of the LINK1 signal using Ethernet Switch interface. 1: Active-Low PHYLINK signal. 0: Active-High PHYLINK signal (initial).	8-6	[8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)] [Bit Position 0: SWLINK0] This bit sets the active level of the PHYLINK signal for port 0 of the Ethernet switch interface. 1: The PHYLINK signal is active low (initial value) 0: The PHYLINK signal is active high.					

No. 91 8.3.3.5 Input Learning Blocking Register (INPUT_LEARN_BLOCK)

Name of the input learning blocking register corrected.

	V8.00	V9.00					
Page	Description	Page	e Description				
8-14	[8.3.3.5 Input learning blocking register (INPUT_LERAN_BLOCK)] - Register name: INPUT_LERAN_BLOCK	8-14	[8.3.3.5 Input Learning Blocking Register (INPUT_LEARN_BLOCK)] - Register name: INPUT_LEARN_BLOCK				

No. 92 8.5.2 Switch Initialization

Values in table corrected.

	V8.00					V9.00					
Page	Page Description				Page				Descrip	tion	
	[8.5.2 Switch hardware initialization] [Table 8.19 Initial settings of address table]				[8.5.2 Switch Initialization] [Table 8.19 Examples of Initial Settings of the Address Table]						
	Address	Register	Initial Setting	Description	8-96		Address	Register	Example Setting	Description	
8-89	4007 4000H to 4007 47FC (4-byte units)	ADR_TABLE	0000 0000H	Initialize all entries to 0 in the address table.			4007 4000H to 4007 47FCH (4-byte units)	ADR_TABLE	0000 0000H	Initialize all entries to 0 in the address table.	
	4007 4000H + Hash value of	ADR_TABLE	0403 0201H	Set as static entry unicast address.				4007 4000H +	ADR_TABLE	0403 0201H	Set a unicast address as a static entry.
	Unicast MAC address × 8H			Setting example is 01-02-03-04-05-06. Only mask port2 with priority 0.			Hash value of Unicast MAC address × 8H			The example settings are when the MAC address is 01-02-03-04-05-06. The priority level is 0 and only port	
	Address above+4H	ADR_TABLE	0083 0605	Setting is not required when set dynamically.			Address above + 4H	ADR_TABLE	0083 <mark>0605H</mark>	2 is masked. These settings are not required when set dynamically.	
	L	1									



No. 93 8.5.2 Switch Initialization

Values in table corrected.

V8.00				V9.00					
Page	Page Description			Page	Description				
	[8.5.2 Switch hardware initialization] [Table 8.20 Initialization settings of switch engine]					[8.5.2 Switch Initialization] [Table 8.20 Examples of Initial Settings of the Switch Engine]			
	4007 0020H	MGMT_CONFIG	000 <mark>0042H</mark>	Enable accepting BPDU frames (bit6=1) and force them to be forwarded to the management port (value 2 in bits 3:0) If management frames should be discarded bit 7 should be set instead of bit 6.	8-97	4007 0020H	MGMT_CONFIG	0000 <mark>0042H</mark>	Enables reception of BPDU frames (bit 6 = 1) to transfer them to the management port (port 2) If management frames should be discarded, bit 7 should be set to 1.
8-90	4007 0100H 4007 0104H 4007 0108H	VLAN_PRIORITY0 VLAN_PRIORITY1 VLAN_PRIORITY2	006D B688H	Initialize VLAN priority mapping into the 4 queues available in the hardware for each port. It maps priorities 03 into queues 03 and priorities 47 all into queue 3.		4007 0100H 4007 0104H 4007 0108H	VLAN_PRIORITY0 VLAN_PRIORITY1 VLAN_PRIORITY2	006D B688H	Map VLAN priority into the 4 queues available for each port. In this setting, priorities 0 to 3 are mapped into queues 0 to 3 and priorities 4 to 7 all into queue 3.
	4007 0180H 4007 0184H 4007 0188H	PRIORITY_CFG0 PRIORITY_CFG1 PRIORITY_CFG2	000 0001H	Enable VLAN priority classification for each port and set default port priority to 0.		4007 0180H 4007 0184H 4007 0188H	PRIORITY_CFG0 PRIORITY_CFG1 PRIORITY_CFG2	0000 0001H	Enable mapping of the output queue by VLAN priority classification for each port and set default port priority to 0.

No. 94 9. Asynchronous SRAM Memory Controller (ROM/SRAM)

Caution expanded.

V8.00			V9.00		
Page	ge Description		Description		
9-1	[9. Asynchronous SRAM Memory Controller (ROM/SRAM)] Caution: Do not change the setting of the MEMCSEL pin during operation. Fix the setting before release from the reset state.	9-1	[9. Asynchronous SRAM Memory Controller (ROM/SRAM)] Caution: Do not change the setting of the operating mode setting pins such as the MEMIFSEL and MEMCSEL pins during operation. Fix the setting before release from the reset state.		

No. 95 9.2 (1) (a) SRAM and external I/O connection

Maximum allowable number of idle wait cycles corrected.

V8.00			V9.00		
Page	Description	Page	Description		
9-2	 (a) SRAM and external I/O connection] An idle wait of up to 15 BUSCLK cycles can be inserted by setting the relevant register. 	9-2	[9.2 (1) (a) SRAM and external I/O connection] • An idle wait of up to 16 BUSCLK cycles can be inserted by setting the relevant register.		

No. 96 9.2 (1) (b) Page ROM connection

Maximum allowable number of idle wait cycles corrected.

	V8.00		V9.00	
Page	Description	Page	Description	
9-2	 (9.2 (1) (b) Page ROM connection] An idle wait of up to 15 BUSCLK cycles can be inserted by setting the relevant register. 	9-2	[9.2 (1) (b) Page ROM connection] • An idle wait of up to 16 BUSCLK cycles can be inserted by setting the relevant register.	

No. 97 9.3.3 Static Memory Control Registers 0 to 3 (SMC0 to SMC3)

WEZ corrected to WRZn.

V8.00		V9.00	
Pag	Description	Page	Description
9-6	[9.3.3 Static Memory Control Registers 0 to 3 (SMC0 to SMC3)] [Bit Position 11 to 8: WWn3-WWn0] Set a write recovery wait for each CSZn. A write recovery wait is the cycle from de-assertion of WRSTBZ and WRZn (WEZ: $L \rightarrow H$) to de-assertion of CSZn (CSZn: $L \rightarrow H$).	9-6	[9.3.3 Static Memory Control Registers 0 to 3 (SMC0 to SMC3)] [Bit Position 11 to 8: WWn3-WWn0] Set a write recovery wait for each CSZn. A write recovery wait is the cycle from de-assertion of WRSTBZ and WRZn (WRZn: $L \rightarrow H$) to de-assertion of CSZn (CSZn: $L \rightarrow H$).

No. 98 9.3.3 Static Memory Control Registers 0 to 3 (SMC0 to SMC3)

REZ and WEZ corrected to RDZ and WRZn.

V8.00		V9.00	
Page Description		Page	Description
9-6	[9.3.3 Static Memory Control Registers 0 to 3 (SMC0 to SMC3)] [Bit Position 7 to 4: DWn3-DWn0] Set a data wait for each CSZn. In the case of no wait, REZ and WEZ having a width of 1 cycle of BUSCLK are extended by the number of wait cycles set for the data wait.	9-6	[9.3.3 Static Memory Control Registers 0 to 3 (SMC0 to SMC3)] [Bit Position 7 to 4: DWn3-DWn0] Set a data wait for each CSZn. In the case of no wait, RDZ and WRZn having a width of 1 cycle of BUSCLK are extended by the number of wait cycles set for the data wait.

No. 99 9.3.5 Write Enable Switching Register (WREN)

[3:0] changed to 0-3.

V8.00		V9.00		
Page Description		Page	Description	
9-11	[9.3.5 Write Enable Switching Register (WREN)] This register selects WRZ [3:0] or BENZ [3:0] for the BENZ [3:0] pin function. The WREN register can be read and written in 32-bit units. The register is set to 0000 0001H by a reset and the BENZ [3:0] pins operate as WRZ [3:0].	9-11	[9.3.5 Write Enable Switching Register (WREN)] This register selects WRZ3-WRZ0 or BENZ3-BENZ0 for the BENZ3-BENZ0 pin function. The WREN register can be read or written in 32-bit units. The register is set to 0000 0001H by a reset and the BENZ3-BENZ0 pins operate as WRZ3-WRZ0.	



No. 100 9.7 Memory Access Timing Examples


State(s) corrected to wait cycle(s) in the descriptions above figures 9.8, 9.9, 9.10, and 9.15.

	V8.00		V9.00		
Page	Page Description		Description		
9-17 ~ 9-24	[9.7 Memory Access Timing Examples] (Description above Figure 9.8 SRAM Read Cycles) BSC: SBS3-SBS0 = 1111B (32 bits), SMCn: IWn3-IWn0 = 0000B (1 state) (Description above Figure 9.9 SRAM Read Cycles (with Wait Settings)) BSC: SBS3-SBS0 = 1111B (32 bits), SMCn: IWn3-IWn0 = 0001B (2 states) (Description above 9.10 SRAM Read Cycles (External Wait Insertion)) BSC: SBS3-SBS0 = 1111B (32 bits), SMCn: IWn3-IWn0 = 0000B (1 state) (Description above Figure 9.15 Page ROM Read Cycles (Four Burst Transfer)) BSC: SBS3-SBS0 = 1111B (32 bits), SMC0 :IW03-IW00 = 0001B (2 states)	9-17 ~ 9-24	[9.7 Memory Access Timing Examples] (Description above Figure 9.8 SRAM Read Cycles) BSC: SBS3-SBS0 = 1111B (32 bits), SMCn: IWn3-IWn0 = 0000B (1 wait cycle) (Description above Figure 9.9 SRAM Read Cycles (with Wait Settings)) BSC: SBS3-SBS0 = 1111B (32 bits), SMCn: IWn3-IWn0 = 0001B (2 wait cycles) (Description above 9.10 SRAM Read Cycles (External Wait Insertion)) BSC: SBS3-SBS0 = 1111B (32 bits), SMCn: IWn3-IWn0 = 0000B (1 wait cycle) (Description above Figure 9.15 Page ROM Read Cycles (Four Burst Transfer)) BSC: SBS3-SBS0 = 1111B (32 bits), SMC0 :IW03-IW00 = 0001B (2 wait cycles)		




No. 101 9.7 Memory Access Timing Examples

States in figure 9.9 corrected to waits or wait cycles. Signal names corrected. Timing chart modified. Remark added.



No. 102 9.7 Memory Access Timing Examples

States corrected to waits. "1 state" corrected to "2 wait cycles". Signal names corrected. Timing charts modified.



No. 103 10. Synchronous Burst Access Memory Controller

Caution expanded.

V8.00		V9.00	
Page	Description	Page	Description
10-1	[10. Synchronous Burst Access Memory Controller] Caution: Do not change the setting of the MEMCSEL and ADMUXMODE pins during operation. Fix the setting before the reset period ends.	10-1	[10. Synchronous Burst Access Memory Controller] Caution: Do not change the setting of the operating mode setting pins such as the MEMCSEL and ADMUXMODE pins during operation. Fix the setting before the reset period ends.

No. 104 10.1 Features

Names of wait signals corrected.

V8.00		V9.00	
Page	Description	Page Description	
10-1	[10.1 Features] • Static memory control - Up to four wait signals (WAITZ0 to WAITZ3) can be used.	10-1	[10.1 Features] • Static memory control - Up to four wait signals (WAITZ, WAITZ1 to WAITZ3) can be used.

No. 105 10.1 Features

CLK_OUT for masking corrected to BUSCLK.

V8.00		V9.00	
Page	Description	Page Description	
	[10.1 Features]		[10.1 Features]
10-2	CLK_OUT masking	10-2	BUSCLK signal masking
	- Output the CLK_OUT signal.		- Output the BUSCLK signal only while the CSZx signal is active.

No. 106 <u>10.1 Features</u>

WE_n and CS corrected to WRZx and CSZx.

	V8.00		V9.00	
Page	Description	Page Description		
10-2	 [10.1 Features] Write enable control Output the WE_n signal. Keep the WE_n signal active while the CS signal is active. 	10-2	[10.1 Features] • Write enable control (<i>No entry</i>) - Keep the WRZx signal active while the CSZx signal is active.	

No. 107 <u>10.1 Features</u>

CLK_OUT for read timing control corrected to BUSCLK.

V8.00		V9.00	
Page	Description	Page	Description
10-2	 [10.1 Features] Data read timing and WAIT signal Read data and latch the WAIT signal at the rising edge of CLK_OUT. Read data and latch the WAIT signal at the falling edge of CLK_OUT. 	10-2	 [10.1 Features] Control of data read timing: Read data and WAIT signal Read data and the WAITZX signal are taken in at the rising edge of BUSCLK. Read data and the WAITZX signal are taken in at the falling edge of BUSCLK.

No. 108 10.2 Control registers

Symbols in table corrected.

	V8.00			V9.00				
Page	Page Description			Page	Page Description			
	[10.2 Control registers] [Table 10.1 Synchronous burst access memory controller control registers]			[10.2 Control registers] [Table 10.1 Synchronous Burst Access Memory Controller Control Registers]		isters]		
	SMC operating mode setting register	SMCMD	4001 0124H	10-3	SMC operating mode setting register	SMC352MD	4001 0124H	
10-3	SMC direct command register	DIRECTCMD	400A 8010H		SMC direct command register	DIRECT_CMD	400A 8010H	
10-3	SMC cycle setting register	SETCYCLES	400A 8014H		SMC cycle setting register	SET_CYCLES	400A 8014H	
	SMC mode setting register	SETOPMODE	400A 8018H		SMC mode setting register	SET_OPMODE	400A 8018H	
	SMC refresh setting register	REFRESH_0	400A 8020H		SMC refresh setting register	REF_PERIOD0	400A 8020H	

Note: Change of register names is error. The names will be returned to the old names in the next revision.

No. 109 10.2.1 WAITZ Selection Register (WAITZSEL)

WAITZ0 to WAITZ3 pins corrected to WAITZ1 to WAITZ3 pins.

V8.00		V9.00	
Page	Page Description		Description
10-4	[10.2.1 WAITZ selection register (WAITZSEL)] This register is used to enable or disable the signals input from the WAITZ0 to WAITZ3 pins to the CSZ0 to CSZ3 areas.	10-4	[10.2.1 WAITZ Selection Register (WAITZSEL)] This register is used to enable or disable the signals input from the WAITZ pin and the WAITZ1 to WAITZ3 pins to the CSZ0 to CSZ3 areas.

No. 110 10.2.1 WAITZ Selection Register (WAITZSEL)

Names of WSELmn bits and WAITZm signals modified.

	V8.00	V9.00			
Page	Description	Page	Description		
10-4	[10.2.1 WAITZ selection register (WAITZSEL)] [Bit Position 15 to 0: WSELmn] Specify whether to enable the WAITZ input signal for each CSZ area. 0000: Use the WAITZm pin as the WAIT pin Remark: m = 0 to 3, n = 0 to 3	10-4 10-5	[10.2.1 WAITZ Selection Register (WAITZSEL)] [Bit Position 15 to 12: WSEL3n] Specify whether to enable the WAITZ3 input signal for each CSZ area. 0000: Use the WAITZ3 pin as the WAIT pin [Bit Position 11 to 8: WSEL2n] Specify whether to enable the WAITZ2 input signal for each CSZ area. 0000: Use the WAITZ2 pin as the WAIT pin [Bit Position 7 to 4: WSEL1n] Specify whether to enable the WAITZ1 input signal for each CSZ area. 0000: Use the WAITZ1 pin as the WAIT pin [Bit Position 7 to 4: WSEL1n] Specify whether to enable the WAITZ1 pin [Bit Position 3 to 0: WSEL0n] [Bit Position 3 to 0: WSEL0n] Remark: n = 0 to 3		

No. 111 <u>10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)</u>

Names of bits 3-0 corrected.

	V8.00	V9.00			
Page	Description	Page	Description		
	[10.2.2 Synchronous burst access memory controller area select registers (SMADSEL0		[10.2.2 Synchronous Burst Access Memory Controller Area Select Registers		
10-6	to SMADSEL3)]	10-7	(SMADSEL0 to SMADSEL3)]		
	[Bit Position 3 to 0: SMCSnMASK3 to SMCSnMASK0]		[Bit Position 3 to 0: SMCSnSIZE3 to SMCSnSIZE0]		

No. 112 <u>10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)</u>

Remark modified.

	V8.00	V9.00			
Page	Description	Page	Description		
10-6	[10.2.2 Synchronous burst access memory controller area select registers (SMADSEL0 to SMADSEL3)] Remark: Example of address area calculation Base address ([31:24]) = access address [31:24] and mask value [7:0]		[10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)] Remark: Example of address area calculation Base address ([31:24]) = access address [31:24] and size value [7:0]		

No. 113 10.2.4 Synchronous Burst Access Memory Controller Operation Setting Register (SMC352MD)

Register name corrected.

	V8.00	V9.00			
Page	Description	Page	Description		
10-8	[10.2.4 Synchronous burst access memory controller operation setting register (SMCMD)] - Register name: SMCMD	10-9	[10.2.4 Synchronous Burst Access Memory Controller Operation Setting Register (SMC352MD)] - Register name: SMC352MD		

Note: Change of register name is error. The name will be returned to the old name (SMCMD) in the next revision.

No. 114 10.2.4 Synchronous Burst Access Memory Controller Operation Setting Register (SMC352MD)

Description of bit 1 SMCWETH corrected.

	V8.00	V9.00		
Page	Description	Page	Description	
10-8	[10.2.4 Synchronous burst access memory controller operation setting register (SMCMD)] [Bit Position 1: SMCWETH] Select the SRAM WE_n output mode. 0: Output as is. 1: After WE_n is asserted, SRAM WE_n stays active while the CS signal is active.	10-9	[10.2.4 Synchronous Burst Access Memory Controller Operation Setting Register (SMC352MD)] [Bit Position 1: SMCWETH] Select the SRAM WRZn output mode. 0: SRAM WRZn stays active during the period specified by the T_WP bit of the SET_CYCLE register. 1: After WRZn is asserted, SRAM WRZn stays active while the CS signal is active.	

No. 115 10.2.4 Synchronous Burst Access Memory Controller Operation Setting Register (SMC352MD)

Pin name in Note 1 corrected.

	V8.00	V9.00			
Pag	e Description	Page	Description		
	[10.2.4 Synchronous burst access memory controller operation setting register		[10.2.4 Synchronous Burst Access Memory Controller Operation Setting Register		
10-8		10-9	(SMC352MD)]		
	Note 1. This register becomes effective only when an ADMAXMODE terminal is high-level.		Note 1. This register becomes effective only when an ADMUXMODE terminal is high-level.		

No. 116 10.2.6 Cycle Setting Register (SET CYCLE)

Description of bits 13-11 T_WP corrected.

	V8.00	V9.00			
Page	Description	Page	Description		
10-10	[10.2.6 Cycle setting register (SET_CYCLE)] [Bit Position 13 to 11: T_WP] If the SMCWETH bit of the SMCMD register is 1, the WRSTBZ signal remains active while the CS signal is active, regardless of the value set to the T_WP signal.	10-11	[10.2.6 Cycle Setting Register (SET_CYCLE)] [Bit Position 13 to 11: T_WP] If the SMCWETH bit of the SMC352MD register is 1, the WRSTBZ signal remains active while the CS signal is active, regardless of the value set to the T_WP signal.		



No. 117 <u>10.2.8 Synchronous Burst Access Memory Controller Refresh Setting Register (REF_PERIOD0)</u>

Address value corrected.

	V8.00	V9.00			
Page	Description	Page	Page Description		
10-14	[10.2.8 Synchronous burst access memory controller refresh setting register (REF_PERIOD0)] - Address: 400A 8018H	10-15	[10.2.8 Synchronous Burst Access Memory Controller Refresh Setting Register (REF_PERIOD0)] - Address: 400A 8020H		

No. 118 10.2.10 Synchronous Burst Access Memory Controller CSn Mode Registers (OPMODE0_n)


Description of bits 15-0 corrected.

	V8.00	V9.00			
Page	Description	Page	e Description		
10-16	[10.2.10 Synchronous burst access memory controller CSn mode registers (OPMODE0_0 to OPMODE03)] [Bit Position 15 to 0: -] The value set to SETOPMODE can be read.	10-16	[10.2.10 Synchronous Burst Access Memory Controller CSn Mode Registers (OPMODE0_n)] [Bit Position 15 to 0: -] The value set to SET_OPMODE can be read.		



No. 119 10.2.11 Register Setup Procedure

Register name in figure corrected.



No. 120 10.3.1 Bus Clock Selection

Register name in figure corrected. Typo fixed.

	V8.00	V9.00			
Page	Description	Page	Description		
	[10.3.1 Bus clock selection] The bus clock (BUSCLK) can be output for the period in which the CSZn signal is active, which is specified by the SMCMD register.		[10.3.1 Bus Clock Selection] The bus clock (BUSCLK) can be output for the period in which the CSZn signal is active, which is specified by the SMC352MD register.		
	[Figure 10.2 Bus clock mask operation]		[Figure 10.2 Bus Clock Mask Operation]		
	SYSTEM Clock		SYSTEM Clock (HCLK)		
10-18	CSZn	10-18	CSZn		
	if SMCMDCLKTH bit = 0 (Mask invalid) if SMCMDCLKTH bit = 1 (Mask Valid) period of Maskable		if SMC352MD CLKTH bit = 0 (Mask invalid) if SMC352MD CLKTH bit = 1 (Mask valid) Period of masking		


No. 121 10.3.3 Address/Data Multiplexing Feature

Matrix of address/data multiplexing feature deleted.

	V8.00								V9.00		
Page									Page	Description	
	[10	10.3.3 Address/data multiplexing feature]								[10.3.3 Address/Data Multiplexing Feature]	
		External		te bus mode MODE = 0)		xed bus mode (MODE = 1)				(No entry)	
		SRAM pins	16-bit bus mode	32-bit bus mode	16-bit bus mode	32-bit bus mode	Remark				
10-19		A27 to A1	Address27 to Address1	Address28 to Address2	Address27 to Address1	Address28 to Address2	The address signal is output regardless of the mode.		10-19	9	
		D31 to D16	-	Data31 to Data16	Address31 to Address16	{2'b0,Address29 to Address2}	For the address output timing in multiplexed bus				
		D15 to D0	Data15 to Data0	Data15 to Data0	Address16 to Address1 Data15 to Data0	Data31 to Data0	mode, see "Figure 10.7"				
		L	1	1	Data 10 10 Data0						

No. 122 10.3.4 Write Enable Signal (WRZn) Cycle Extension


Write enable pin name in the description and figure corrected. Register names in figure corrected.





No. 123 10.3.5 Controlling the Data Read Timing

Register names in figure corrected.



No. 124 10.3.6 (1) Connection example 1

Description of connection example 1 and figure corrected.

		V8.00		V9.00			
Page		Description	Page	Page Description			
10-21	10.3.6 (1) Connection example 1 Four external devices are connected wired OR logic. R-IN32M3 CSZ0 WAITZ0	d. The WAIT signals are connected by using WAIT External Device CSZ WAITZ			[10.3.6 (1) Connection example Four external devices are connection wired OR logic. R-IN32M3 CSZ0 - WAITZ	le 1] ected. The WAIT signals are con	nected by using WAITZ via External Device 0 CSZ WAITZ


No. 125 10.3.6 (2) Connection example 2

Figure of connection example 2 corrected.

	V8.00		V9.00	
Page	Description	Page	Desc	ription
	[10.3.6 (2) Connection example 2]		[10.3.6 (2) Connection example 2]	
10-22	R-IN32M3 CSZ0 WAITZ0 CSZ WAITZ	I Device0 10-22	R-IN32M3 CSZ0 WAITZ	External Device 0 CSZ WAITZ

No. 126 10.3.6 (3) Connection example 3

Figure of connection example 3 corrected.



No. 127 10.4.2 Synchronous Access Timing

Caution added.

	V8.00		V9.00	
Page	Description	Page	Description	
10-41	[10.4.2 Synchronous access timing] (No entry)	10.40	[10.4.2 Synchronous Access Timing] Caution: Do not change the setting of the operating mode setting pins such as the MEMIFSEL and MEMCSEL pins during operation. Fix the setting before release from the reset state.	

No. 128 11. External MCU Interface

Caution added.

	V8.00		V9.00
Page	Description	Page	Description
11-1	[11. External MCU Interface] (No entry)	11-1	[11. External MCU Interface] Caution: Do not change the setting of the operating mode setting pins such as the MEMIFSEL and MEMCSEL pins during operation. Fix the setting before release from the reset state.

No. 129 11.2.5 (2) HOSTIF bus control register (HIFBCC)

Remark modified and changed to Caution style.

V8.00		V9.00	
Page	Description	Page	Description
11-18	[11.2.5 (2) HOSTIF Bus control register (HIFBCC)] Remark: In the above-mentioned area, there is an area of the outside for prediction in part.		[11.2.5 (2) HOSTIF bus control register (HIFBCC)] Caution: Some areas cannot be read in advance depending on the target macro even if advance reading is enabled.

No. 130 11.3.2 Selection of Operational Mode

Caution added.

V8.00		V9.00		
	Page	Description	Page	Description
Ī	11-27	[11.3.2 Selection of Operational Mode] (No entry)	11-27	[11.3.2 Selection of Operational Mode] Caution: With a synchronous SRAM type transfer mode, the asynchronous interface cannot be selected.

No. 131 11.3.4 (2) HOSTIF synchronous SRAM control register 0 (HIFEXT0)

Caution added.

V8.00		V9.00	
Page	Description	Page	Description
11-29	[11.3.4 (2) HOSTIF synchronous SRAM control register0 (HIFEXT0)] (No entry)	11-29	[11.3.4 (2) HOSTIF synchronous SRAM control register 0 (HIFEXT0)] Caution: Do not write a value other than 0 to the bits fixed to 0. Writing any other value to these bits may lead to a malfunction.


No. 132 11.3.4 (3) HOSTIF synchronous SRAM control register 1 (HIFEXT1)

Caution added.

	V8.00		V9.00	
Page	Description	Page	Description	
11-30	[11.3.4 (3) HOSTIF synchronous SRAM control register1 (HIFEXT1)] (No entry)	11-30	[11.3.4 (3) HOSTIF synchronous SRAM control register 1 (HIFEXT1)] Caution: Do not write a value other than 0 to the bits fixed to 0. Writing any other value to these bits may lead to a malfunction.	


No. 133 11.3.5 (1) Write access by the external MCU (synchronous SRAM single transfer, multiplexing of addresses and data, write status)

Title of sub-section modified. KESAVI in the figure corrected to KESWTO.




No. 134 11.3.5 (2) Write access by the external MCU (synchronous SRAM single transfer, multiplexing of addresses and data, write strobe)

Title of sub-section modified. KESAVI in the figure corrected to KESWTO.



No. 135 11.3.5 (3) Read access by the external MCU (synchronous SRAM single transfer, multiplexing of addresses and data)

Title of sub-section modified. KESAVI in the figure corrected to KESWTO.



No. 136 Section 12 All

SMCLK corrected to SMSCK in the entirety of Section 12.

V8.00		V9.00	
Page	Description	Page	Description
12-1	[Section 12 All]	12-1	[Section 12 All]
~	SMCLK	~	SMSCK
12-24		12-25	



No. 137 12.2.1 Transfer Mode Control Register (SFMSMD)

Register name corrected.

	V8.00		V9.00	
	Page	Description	Page	Description
Ī	12-3	[12.2.1 Transfer Mode Control Register (SFMSMD)] SFMSMD0	12-3	[12.2.1 Transfer Mode Control Register (SFMSMD)] SFMSMD

No. 138 12.4.4 (1) ROM Reading by Individual Conversion

[Figure 12.14 Continuous Data Reading by Individual Conversion] added.

	V8.00		V9.00
Page	Description	Page	Description
	[12.4.4 (1) ROM reading by individual conversion] (No entry)		[12.4.4 (1) ROM Reading by Individual Conversion] [Figure 12.14 Continuous Data Reading by Individual Conversion]
12-21		12-21	Instruction 24-bit dolaws + 8-bit data x2 + (PRCAD) + 8-bit data x2 +

No. 139 12.4.4 (2) ROM Reading by Using Prefetching

[Figure 12.15 Continuous Data Reading by Using Prefetching] added.

	V8.00		V9.00
Page	Description	Page	Description
	[12.4.4 (2) ROM reading by using prefetching] (No entry)		[12.4.4 (2) ROM Reading by Using Prefetching] [Figure 12.15 Continuous Data Reading by Using Prefetching]
12-21		12-22	Mistockim 24 bit address

No. 140 12.4.4 (4) ROM Reading by Using SPI Bus Cycle Extension

[Figure 12.16 Continuous Data Reading by Using SPI Bus Cycle Extension] added.

	V8.00		V9.00
Page	Description	Page	Description
12-22	[12.4.4 (4) ROM reading by using SPI bus cycle extension] (No entry)	12-23	[12.4.4 (4) ROM Reading by Using SPI Bus Cycle Extension] [Figure 12.16 Continuous Data Reading by Using SPI Bus Cycle Extension] Image: transform of the second s

No. 141 12.4.5 Automatic Release from the Deep Power-Down State

[Figure 12.17 Operation for Automatic Release from the Deep Power-Down State] added.

	V8.00		V9.00
Page	Description	Page	Description
12-23	[12.4.5 Automatic Release from the Deep Power-Down State] (No entry)	12-24	I2.4.5 Automatic Release from the Deep Power-Down State] [Figure 12.17 Operation for Automatic Release from the Deep Power-Down State] Image: the state of the state o

No. 142 12.4.6 (3) SPI Bus Cycle Generation in Direct Communications Mode

Caution 2 added.

V8.00		V9.00	
Page	Description	Page	Description
12-24	[12.4.6 (3) SPI bus cycle generation in direct communications mode] (No entry)	12-25	[12.4.6 (3) SPI Bus Cycle Generation in Direct Communications Mode] Caution 2. The completion of an SPI bus cycle by writing to a register other than SFMCMD is not guaranteed as official functionality.

No. 143 13.1.1 Overview

Caution 2 added.

V8.00		V9.00	
Page	Description	Page	Description
	[13.1.1 Overview]		[13.1.1 Overview]
13-4	(No entry)	13-4	Caution 2
			 The number of bytes for transfer must be divisible by 32 bits (= 1 word = 4 bytes).



No. 144 13.4.3.2 (4) (a) Channel status register (CHSTATn) (3/6)

Note modified.

	V8.00		V9.00	
Page	Description	Page	Description	
13-21	[13.4.3.2 (4) (a) Channel status register (CHSTATn) (3/6)] Note: A bus error occurs, for example, if an undefined area is accessed. This bit can be cleared to 0 by setting the CHCTRLn.SWRST bit to 1.		[13.4.3.2 (4) (a) Channel status register (CHSTATn) (3/6)] Note: If a reserved area in the memory map is specified as the destination for access, the internal bus (AHB) generates a bus error (address code error). This bit can be cleared to 0 by setting the CHCTRLn.SWRST bit to 1.	

No. 145 13.4.3.2 (4) (b) Channel control register (CHCTRLn) (1/3)

Bit 14 SETSSWPRQ R/W attribute corrected.

	V8.00		V9.00	
Page	Description	Page	Description	
13-25	[13.4.3.2 (4) (b) Channel control register (CHCTRLn) (1/3)] - R/W attribute: Bit 14 = 0	13-25	[13.4.3.2 (4) (b) Channel control register (CHCTRLn) (1/3)] - R/W attribute: Bit 14 = W	

No. 146 <u>13.4.3.2 (4) (c) Channel configuration register (CHCFGn) (5/7)</u>

Caution added.

	V8.00		V9.00	
Page	Description	Page	Description	
13-32	[13.4.3.2 (4) (c) Channel configuration register (CHCFGn) (5/7)] [Bit Position 10 to 8: AM2-AM0] Caution: The settings of AM2 to AM0 may overlap those of the DMAIFCp register. In general, however, when the DMAACKZp signal is set to the level mode by using AM2 to AM0, the DMAIFCn register should use its initial values. Conversely, when the DMAIFCn register is used to extend the DMAACKZp pulse width or to use the DMAREQZp mask function, select the pulse mode by using AM2 to AM0.	13-32	 [13.4.3.2 (4) (c) Channel configuration register (CHCFGn) (5/7)] [Bit Position 10 to 8: AM2-AM0] Cautions 1. The settings of AM2 to AM0 do not affect the actual operation while the interrupt request signal from on-chip peripheral modules and external interrupt input are selected. 2. The settings of AM2 to AM0 may duplicate those of the DMAIFCp register. In general, however, when the DMAACKZp signal is set to the level mode by using AM2 to AM0, the DMAIFCn register should be left at its initial value. Conversely, when the DMAIFCn register is used to extend the DMAACKZp pulse width or for the DMAREQZp mask function, set AM2 to AM0 to select the pulse mode. 	

No. 147 13.4.4.2 (4) (b) Channel control register (RTCHCTRL) (1/3)

Bit 14 SETSSWPRQ R/W attribute corrected.

	V8.00		V9.00	
Page	Description	Page	Description	
13-59	[13.4.4.2 (4) (b) Channel control register (RTCHCTRL) (1/3)] - R/W attribute: Bit 14 = 0	13-58	[13.4.4.2 (4) (b) Channel control register (RTCHCTRL) (1/3)] - R/W attribute: Bit 14 = W	

No. 148 13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTFR)

Title of sub-section modified. Remark added.

	V8.00		V9.00	
Page	Description	Page	Description	
13-86	[13.4.6 DMA Trigger Factor Selection Register (DTFRn, RTDTFR)] (No entry)	13-84	[13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTFR)] Remark: n = 0 to 3; p = 0, 1	

No. 149 <u>13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTFR)</u>

Name of interrupt corrected.

	V8.00		V9.00	
Page	Description	Page	Description	
13-89	[13.4.6 DMA Trigger Factor Selection Register (DTFRn, RTDTFR)]	13-87	[13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTFR)]	
	[Bit Position 6 to 0: IFC6-IFC0]		[Bit Position 6 to 0: IFC6-IFC0]	
	78H: CC-Link RFSTB interrupt		78H: CC-Link REFSTB interrupt	

No. 150 13.7.2 (1) Register Mode Operation Flow

Remark corrected.

V8.00		V9.00	
Page	Description	Page	Description
13-95	[13.7.2 (1) Register mode operation flow] Remark: n = 0-3	13-93	[13.7.2 (1) Register Mode Operation Flow] Remark: n = 0 to 3; p = 0, 1



No. 151 13.7.2 (2) (c) Terminal count output (DMATCZp) mask setting (CHCFGn.TCM)

Remark corrected.

V8.00		V9.00	
Page	Description	Page	Description
13-96	[13.7.2 (2) (c) Terminal count output (DMATCZp) mask setting (CHCFGn.TCM)] Remark: n = 0-3	13-94	[13.7.2 (2) (c) Terminal count output (DMATCZp) mask setting (CHCFGn.TCM)] Remark: n = 0 to 3; p = 0, 1

No. 152 13.7.2 (3) (b) When two register sets are used for continuous execution

Remark corrected.

V8.00		V9.00	
Page	Description	Page	Description
13-99	[13.7.2 (3) (b) When two register sets are used for continuous execution] Remark: n = 0-3	13-97	[13.7.2 (3) (b) When two register sets are used for continuous execution] Remark: n = 0 to 3; p = 0, 1

No. 153 <u>13.8.3 (2) Edge detection</u>

Register settings added to operation example, Remark deleted.

	V8.00		V9.00		
Page	Description	Page	Description		
13-120	[13.8.3 (2) Edge detection] [Figure 13.22 Edge Detection Mode Operation Example 1] DMA transfer request: Rising edge detection, request from the source. [Figure 13.23 Edge Detection Mode Operation Example 2] DMA transfer request: Rising edge detection, request from the destination Remark: n = 0-3	13-118	[13.8.3 (2) Edge detection] [Figure 13.22 Edge Detection Mode Operation Example 1] DMA transfer request: Rising edge detection Request from the source (CHCFGn.REQD = 0) [Figure 13.23 Edge Detection Mode Operation Example 2] DMA transfer request: Rising edge detection Request from the destination (CHCFGn.REQD = 1) (No entry)		

No. 154 <u>13.8.3 (3) Level detection</u>

Register settings added to operation example, Remark deleted.

	V8.00		V9.00		
Page	Description	Page	Description		
13-121	[13.8.3 (3) Level detection] [Figure 13.24 Level Detection Mode Operation Example 1] DMA transfer request: High level detection, request from the source [Figure 13.25 Level Detection Mode Operation Example 2] DMA transfer request: High level detection, request from the destination. Remark: n = 0-3	13-119	[13.8.3 (3) Level detection] [Figure 13.24 Level Detection Mode Operation Example 1] DMA transfer request: High level detection Request from the source (CHCFGn.REQD = 0) [Figure 13.25 Level Detection Mode Operation Example 2] DMA transfer request: High level detection Request from the destination (CHCFGn.REQD = 1) Remark: n = 0 to 3; p = 0, 1		



No. 155 <u>13.8.4 (1) Specification of the acknowledge signal mode for each DMA transfer request source</u>

Tables 13.27 and 13.28 corrected. Caution 2 modified.

					V8.00							V9.00	
ge					Description		Page					Description	
s	[13.8.4 (1) Specification of the acknowledge signal mode for each DMA transfer request source] [Table 13.27 Specification of the Acknowledge Signal Mode for Each DMA Transfer Request Source]				13-121	source	e] 13.27	•		he acknowledge signal mode for he Acknowledge Signal Mode for	•		
	D	MA trar	nsfer rec	quest source	DMA transfer request detection mode specification (CHCFGn.LVL, LEN, HEN)	DMA acknowledge signal specification (CHCFGn.AM2-AM0)		D	MA TI	ransfer R	equest Source	DMA Transfer Request Detection Mode Specification (CHCFGn.LVL, LEN, HEN)	DMA Acknowledge Signal Specification (CHCFGn.AM2-AM0)
		ipt requ Z0-INTF		an external pins	To be set arbitrarily according to the specification of the DMA transfer request source.	Operation is not affected by any setting.				quest fro ITPZ31)	n external pins	Rising edge detection.	The DMAACKZp and RTDMAACKZ pins cannot be used.
		ipt requi eral fun		internal	Rising edge detection.	Operation is not affected by any setting.				quest fro nodules	n internal	Rising edge detection.	The DMAACKZp and RTDMAACKZ pins cannot be used.
	DMA t	ransfer	request	from an external AREQZ1)	To be set arbitrarily according to the specification of the DMA transfer request source.	To be set arbitrarily according to the specification of the DMA transfer request source.					t from external DMAREQZ)	To be set arbitrarily according to the specification of the DMA transfer request source.	To be set arbitrarily according to the specification of the DMA transfer request source.
	[Table 13.28 DMA Acknowledge Signal (DMAACKZp) Output N												
Γ	Table 13		MA A	cknowledge	Signal (DMAACKZp) Output N DMA acknowledge signal (DMAAC	-		[Table			0	ge Signal (DMAACKZp) Output M DMA Acknowledge Signal (DMAAC	-
Γ				Cknowledge	DMA acknowledge signal (DMAAC	-		·		n1 AMn	0		-
ſ	AMn2	AMn1	AMn0	Pulse mode Note 1 The active level is	DMA acknowledge signal (DMAAC (initial value) s maintained until the DMA transfer request (D	KZp) output mode		AMn2	2 AM	n1 AMn 0	Pulse mode ^N Level mode	DMA Acknowledge Signal (DMAAC (initial value)	KZp) Output Mode
[AMn2 0	AMn1 0	AMn0 0	Pulse mode Note 1 The active level is Bus cycle mode Note	DMA acknowledge signal (DMAAC (initial value) s maintained until the DMA transfer request (D	KZp) output mode		AMn2	2 AM	n1 AMn 0	Pulse mode ^N Level mode The active lev Bus cycle mo	DMA Acknowledge Signal (DMAAC ^{tote1} (initial value) vel is maintained until the DMA transfer request (D de ^{Notes2}	KZp) Output Mode
	AMn2 0 0	AMn1 0	AMn0 0 1	Pulse mode ^{Note 1} The active level is Bus cycle mode ^N The active level is	DMA acknowledge signal (DMAAC (initial value) s maintained until the DMA transfer request (D	KZp) output mode MAREQZp) becomes inactive.		AMn2 0 0 0	2 AM 0 0	n1 AMn 0 1 X	Pulse mode ^N Level mode The active leve Bus cycle mo The active leve	DMA Acknowledge Signal (DMAAC ^{tote1} (initial value) vel is maintained until the DMA transfer request (D de ^{Note2} vel is maintained during the DMA transfer bus cyc	MAREQZp) becomes inactive.
C Ir A	AMn2 0 0 1 Caution n genera M2 to A DMAIFC	AMn1 0 1 x 2. T ral, ho AM0, f	AMn0 0 1 x x he se wever the DI ister is	Pulse mode Note 1 The active level ii Bus cycle mode ^N The active level ii The output of the ttings of the A , when the D MAIFCn regis s used to extor	DMA acknowledge signal (DMAAC (initial value) s maintained until the DMA transfer request (D s maintained during the DMA transfer bus cyc DMA acknowledge signal (DMAACKZp) is dis AM2 to AM0 bits may overlap t	KZp) output mode MAREQZp) becomes inactive. le. sabled. those of the DMAIFCn register. set to the level mode by using s. Conversely, when the lth or to use the DMAREQZp		AMn2 0 0 1 Cautior genera the DM is used	2 AM 0 0 1 1 x 1, hor IAIF(1 to e	The swever, Cn regi	Pulse mode ^N Level mode The active lev Bus cycle mo The active lev The output of ettings of Al when the D ster should	DMA Acknowledge Signal (DMAAC ^{Wet} (initial value) vel is maintained until the DMA transfer request (D de ^{Newz} lis maintained during the DMA transfer bus cyc ^{the} DMA acknowledge signal (DMAACKZp) is dis M2 to AM0 may duplicate those of MAACKZp signal is set to the leveloge left at its initial value. Converse KZp pulse width or for the DMAF	KZp) Output Mode MAREQZp) becomes inacti- le. sabled. of the DMAIFCn reg vel mode by using / sely, when the DMA

No. 156 <u>13.8.4 (2) Pulse output</u>

Register settings added to operation example, Remark corrected.

	V8.00	V9.00		
Page	Description	Page	Description	
13-124	[13.8.4 (2) Pulse output] [Figure 13.26 Pulse Output Mode Operation Example 1] DMA transfer request: Rising edge detection, request from the source [Figure 13.27 Pulse Output Mode Operation Example 2] DMA transfer request: Rising edge detection, request from the destination. Remark: n = 0-3	13-122	[13.8.4 (2) Pulse output] [Figure 13.26 Pulse Output Mode Operation Example 1] DMA transfer request: Rising edge detection Request from the source (CHCFGn.REQD = 0) [Figure 13.27 Pulse Output Mode Operation Example 2] DMA transfer request: Rising edge detection Request from the destination (CHCFGn.REQD = 1) Remark: n = 0 to 3; p = 0, 1	

No. 157 13.8.4 (3) Level output

Register settings added to operation example.

	V8.00		V9.00		
Page	Description	Page	Description		
13-125	[13.8.4 (3) Level output] [Figure 13.28 Level Output Mode Operation Example 1] DMA transfer request: High level detection, request from the source. [Figure 13.29 Level Output Mode Operation Example 2] DMA transfer request: High level detection, request from the destination	13-123	[13.8.4 (3) Level output] [Figure 13.28 Level Output Mode Operation Example 1] DMA transfer request: High level detection Request from the source (CHCFGn.REQD = 0) [Figure 13.29 Level Output Mode Operation Example 2] DMA transfer request: High level detection Request from the destination (CHCFGn.REQD = 1)		

No. 158 <u>13.8.4 (4) Bus cycle output</u>

Register settings added to operation example.

	V8.00	V9.00		
Page	Description	Page	Description	
13-126	[13.8.4 (4) Bus cycle output] [Figure 13.30 Bus Cycle Output Mode Operation Example 1] DMA transfer request: Rising edge detection, request from the source [Figure 13.31 Bus Cycle Output Mode Operation Example 2] MA transfer request: High level detection, request from the destination	13-124	[13.8.4 (4) Bus cycle output] [Figure 13.30 Bus Cycle Output Mode Operation Example 1] DMA transfer request: Rising edge detection Request from the source (CHCFGn.REQD = 0) [Figure 13.31 Bus Cycle Output Mode Operation Example 2] DMA transfer request: High level detection Request from the destination (CHCFGn.REQD = 1)	

No. 159 13.9.1 Setting Example 1 (Register Mode, Single Transfer Mode, and Hardware Trigger)

Signal names corrected.

	V8.00	V9.00		
Page	Description	Page	Description	
13-139	[13.9.1 Setting Example 1 (Register Mode, Single Transfer Mode, and Hardware Trigger)] [Table 13.35 Channel Configuration Register (CHCFG_33) Settings of Setting Example 1]	13-136	[13.9.1 Setting Example 1 (Register Mode, Single Transfer Mode, and Hardware Trigger)] [Table 13.35 Channel Configuration Register (CHCFG1) Settings of Setting Example 1]	
	[Bit Position 29: RSW] 0: Does not invert RSEL3 after a DMA transaction (a series of DMA transfers) is completed.		[Bit Position 29: RSW] 0: Does not invert RSEL after a DMA transaction (the series of DMA transfers) is completed.	
	[Bit Position 26: RSEL] 0: Does not mask INTDMA when LV is set to 0 in link mode.		[Bit Position 26: RSEL] 0: Does not mask INTDERR0 when LV is set to 0 in link mode.	
	[Bit Position 24: DEM] 0: Enables DMA INTDMA output when a DMA transaction is completed.		[Bit Position 24: DEM] 0: Enables INTDMA01 output when a DMA transaction is completed.	
	[Bit Position 11: DRRP] 0: Stops the operation by setting the CHSTAT_33.DER bit to 1 when LV is set to 0 in link mode.		[Bit Position 11: DRRP] 0: Stops the operation by setting the CHSTAT1.DER bit to 1 when LV is set to 0 in link mode.	

No. 160 13.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)

Signal names corrected. Set value of bit 25 corrected. Description of bit 25 corrected.

	V8.00		V9.00			
Page	Description	Page	Description			
13-142	[13.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)] [Table 13.38 Channel Configuration Register (CHCFG_32) Settings of Setting Example 2]	13-139	[13.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)] [Table 13.38 Channel Configuration Register (CHCFG2) Settings of Setting Example 2]			
	- Set value: Bit 25 = 0		- Set value: Bit 25 = 1			
	[Bit Position 26: DIM] 0: Does not mask INTDMA when LV is set to 0 in link mode.		[Bit Position 26: DIM] 0: Does not mask INTDERR0 when LV is set to 0 in link mode.			
	[Bit Position 25: TCM] 0: Does not mask (enables terminal count output)		[Bit Position 25: TCM] 0: Masks terminal count output.			
	[Bit Position 24: DEM] 0: Enables INTDMA output when a DMA transaction is completed.		[Bit Position 24: DEM] 0: Enables INTDMA02 output when a DMA transaction is completed.			
	[Bit Position 11: DRRP] 0: Stops the operation by setting the CHSTAT.DER bit to 1 when LV is set to 0 in link mode.		[Bit Position 11: DRRP] 0: Stops the operation by setting the CHSTAT2.DER bit to 1 when LV is set to 0 in link mode.			

No. 161 <u>13.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)</u>

Setting value corrected.

	V8.00			V9.00		
F	Page	Description	Page	Description		
13	3-143	[13.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)]	13-140	[13.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)]		
		[Figure 13.39 Operation Flow of Setting Example 2]		[Figure 13.39 Operation Flow of Setting Example 2]		
		CHCFG2 ← 1045 0402H		CHCFG2 ← 1245 0402H		

No. 162 <u>13.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger)</u>

Signal names corrected.

	V8.00	V9.00			
Page	Description	Page	Description		
13-145	[13.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger)] [Table 13.41 Channel Configuration Register (CHCFG_31) Settings of Setting Example 3]	13-142	[13.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger)] [Table 13.41 Channel Configuration Register (CHCFG1) Settings of Setting Example 3]		
	[Bit Position 30: REN] 1: Executes continuously (uses the Next register set selected by the RSEL1 bit).		[Bit Position 30: REN] 1: Executes continuously (uses the Next register set selected by the RSEL bit).		
	[Bit Position 26: DIM] 0: 0: Does not mask INTDMA when LV is set to 0 in link mode.		[Bit Position 26: DIM] 0: Does not mask INTDERR0 when LV is set to 0 in link mode.		
	[Bit Position 24: DEM] 1: Masks INTDMA output when a DMA transaction is completed.		[Bit Position 24: DEM] 1: Masks INTDMA01 output when a DMA transaction is completed.		
	[Bit Position 11: DRRP] 0: Stops the operation by setting the CHSTAT.DER bit to 1 when LV is set to 0 in link mode.		[Bit Position 11: DRRP] 0: Stops the operation by setting the CHSTAT1.DER bit to 1 when LV is set to 0 in link mode.		

No. 163 14.1 Features of TAUJ2

Title of Sub-Section 14.1 modified.

	V8.00			V9.00		
P	Page Description		Page	Description		
1	14-1	[14.1 R-IN32M3 TAUJ2 Features]	14-1	[14.1 Features of TAUJ2]		

No. 164 14.1 Features of TAUJ2

Item "Clock supply" deleted.

V8.00		V9.00		
Page	Description	Page	Description	
14-1	[14.1 R-IN32M3 TAUJ2 Features] Clock supply: Timer Array Units J provide one clock input.	14-1	[14.1 Features of TAUJ2] (No entry)	



No. 165 14.1 Features of TAUJ2

[Table 14.1 TAUJ2 clock supply] deleted.

V8.00		V9.00	
Page	Description	Page	Description
14-1	[14.1 R-IN32M3 TAUJ2 Features] Table 14.1 TAUJ2 clock supply	14-1	[14.1 Features of TAUJ2] (No entry)

No. 166 14.1 Features of TAUJ2

Description of Interrupts and Peripherals updated.

	V8.00		V9.00	
Page	Description	Page	Description	
14-2	[14.1 R-IN32M3 TAUJ2 Features] Interrupts and Peripherals: The Interrupts and Peripheral Timer Array Unit can generate the following interrupt and DMA requests and Real-time Port trigger and Timer Capture trigger.	14-2	[14.1 Features of TAUJ2] Interrupts and Peripheral Modules: The following interrupt requests from TAUJ2 can be used as triggers for interrupt service routines or hardware ISRs (where listed as such), for DMA transfer (by the general-purpose DMAC or real-time port DMAC), for capture by a timer (TAUJ2), and for updating the real-time port pins (RP00-RP37).	

No. 167 14.1 Features of TAUJ2

Title of [Table 14.3 TAUJ2 Interrupt Signals] expanded. Signal name corrected.

	V8.00		V9.00	
Page	Description	Page	Description	
14-2	[14.1 R-IN32M3 TAUJ2 Features] [Table 14.3 TAUJ2 Interrupt Signals] (<i>Entry in the "Connected to" column for "INTTAUJ2I0"</i>) • DMA Controller trigger (DTFR/RTDFTR)	14-2	[14.1 Features of TAUJ2] [Table 14.2 TAUJ2 Interrupt Signals and Requests for Peripheral Modules] (Entry in the "Connected to" column for "INTTAUJ2I0") • DMA Controller trigger (DTFR/RTDTFR)	

No. 168 14.1 Features of TAUJ2

Signal name corrected.

V8.00		V9.00	
Page	Description	Page	Description
14-2	[14.1 R-IN32M3 TAUJ2 Features] [Table 14.3 TAUJ2 Interrupt Signals] (Entry in the "Connected to" column for "INTTAUJ2I1") • DMA Controller trigger (DTFR/RTDFTR)	14-2	[14.1 Features of TAUJ2] [Table 14.2 TAUJ2 Interrupt Signals and Requests for Peripheral Modules] (Entry in the "Connected to" column for "INTTAUJ211") • DMA Controller trigger (DTFR/RTDTFR)



No. 169 14.1 Features of TAUJ2

Signal name corrected.

V8.00		V9.00	
Page	Description	Page	Description
14-2	[14.1 R-IN32M3 TAUJ2 Features] [Table 14.3 TAUJ2 Interrupt Signals] (Entry in the "Connected to" column for "INTTAUJ2I2") • DMA Controller trigger (DTFR/RTDFTR)	14-2	[14.1 Features of TAUJ2] [Table 14.2 TAUJ2 Interrupt Signals and Requests for Peripheral Modules] (Entry in the "Connected to" column for "INTTAUJ2I2") • DMA Controller trigger (DTFR/RTDTFR)

No. 170 14.1 Features of TAUJ2

Signal name corrected.

V8.00		V9.00	
Page	Description	Page	Description
14-2	[14.1 R-IN32M3 TAUJ2 Features] [Table 14.3 TAUJ2 Interrupt Signals] (Entry in the "Connected to" column for "INTTAUJ2I3") • DMA Controller trigger (DTFR/RTDFTR)	14-2	[14.1 Features of TAUJ2] [Table 14.2 TAUJ2 Interrupt Signals and Requests for Peripheral Modules] (Entry in the "Connected to" column for "INTTAUJ213") • DMA Controller trigger (DTFR/RTDTFR)

No. 171 14.1 Features of TAUJ2

Caution added.

V8.00		V9.00	
Page	Description	Page	Description
14-2	[14.1 R-IN32M3 TAUJ2 Features] (Below Table 14.3 TAUJ2 Interrupt Signals) (No entry)	14-2	[14.1 Features of TAUJ2] (Below Table 14.2 TAUJ2 Interrupt Signals and Requests for Peripheral Modules) Caution: Since TINm and TOUTm are multiplexed on the same port pins, the input pin function for TINm must be set to a pin other than a port pin (m = 0 to 3). For details, see section 21.9.1, Timer Input Function Selection Register (SELCNT).

No. 172 14.3.2 (1) TAUJ2 Prescaler Clock Select Register (TAUJ2TPS)

Remark deleted.

V8.00		V9.00	
Page	Description	Page	Description
14-12	[14.3.2 (1) TAUJ2TPS – TAUJ2 prescaler clock select register] Remark: The TAUJ2 clock input PCLK is specified in the first section of this section under the keyword "Clock supply".	14-12	[14.3.2 (1) TAUJ2 Prescaler Clock Select Register (TAUJ2TPS)] (No entry)



No. 173 14.3.3 (2) TAUJ2 Channel Counter Register (TAUJ2CNTm)

Note added.

V8.00		V9.00	
Page	Description	Page	Description
14-14	[14.3.3 (2) TAUJ2CNTm – TAUJ2 channel counter register] (No entry)	14-15	[14.3.3 (2) TAUJ2 Channel Counter Register (TAUJ2CNTm)] Note: The initial value depends on the operating mode set by the TAUJ2 channel mode OS register. The initial value is FFFF_FFFH in interval timer mode or one-count mode and it is 0000_0000H in other modes. For details of the operating mode settings, see section14.3.3(3), TAUJ2 Channel Mode OS Register (TAUJ2CMORm).

No. 174 14.3.3 (3) TAUJ2 Channel Mode OS Register (TAUJ2CMORm)

Description of bits 4-0 modified.

V8.00		V9.00	
Page	Description	Page	Description
14-15	[14.3.3 (3) TAUJ2CMORm — TAUJ2 channel mode OS register] [Bit Position 4 to 0: TAUJ2MD[4:0]] Specifies the operation mode.	14-19	[14.3.3 (3) TAUJ2 Channel Mode OS Register (TAUJ2CMORm)] [Bit Position 4 to 0: TAUJ2MD[4:0]] Specifies the operating mode. Settings not listed in the following table are prohibited.


No. 175 <u>14.5.1 Basic Rules of Synchronous Channel Operation</u>

Description of synchronous channel operation modified.

V8.00		V9.00	
Page	Description	Page	Description
14-30	 [14.5.1 Basic rules of synchronous channel operation functions] 4. If two master channels are used, slave channels cannot cross the master channels. Example: If CH0 and CH2 are master channels, CH1 can be set as a slave channel for CH0, but CH3 cannot. 	14-31	 [14.5.1 Basic Rules of Synchronous Channel Operation] 4. Multiple slave channels can be set for one master channel. Example: If CH0 is a master channel, CH1, CH2 and CH3 can be set as slave channels.

No. 176 14.7.5 (8) (b) Block diagram

Figure 14.24 replaced with more detailed version.



No. 177 15. Window Watchdog Timer A (WDTA)

Introductory description of Section 15 modified.

	V8.00		V9.00	
Page	Description	Page	Description	
15-1	[15. Window Watchdog Timer A (WDTA)] This section contains a generic description of window watchdog timer A. Section 15.1 describe all properties specific to the R-IN32M3, such as the number of channels, register base addresses, and input/output signal names. The subsequent sections describe the features that apply to all implementations Usage notes are given in section 15.6, Notes.	15-1	[15. Window Watchdog Timer A (WDTA)] This section explains window watchdog timer A.	

No. 178 15.1 Features of WDTA

Title of Section 15.1 modified. Item "Clock supply" deleted. [Table 15.2 Clock Signal of Window Watchdog Timer A] removed.

	V8.00		V9.00	
Page	Description	Page	Description	
	[15.1 R-IN32M3 WDTA Features]		[15.1 Features of WDTA]	
15-1	 Clock supply The input clock for window watchdog timer A is WDTATCKI. WDTATCKI is connected to a clock generator. 	15-1	(No entry)	
	Table 15.2 Clock Signal of Window Watchdog Timer A		(No entry)	

No. 179 15.2 Functional Overview

Description of Overflow time modified.

V8.00		V9.00	
Page	Description	Page	Description
15-2	[15.2 Functional Overview] • Overflow Time - 25 MHz: 163 µs to 5.36 s	15-2	[15.2 Functional Overview] • Overflow Time - 163 μs to 5.36 s

No. 180 16. Asynchronous Serial Interface J (UARTJ)

Title and introductory description of Section 16 modified.

V8.00		V9.00	
Page	Description	Page	Description
16-1	[16. Asynchronous Serial Interface J (UARTJn)] This section contains a generic description of asynchronous serial interface J.	16-1	[16. Asynchronous Serial Interface J (UARTJ) This section explains asynchronous serial interface J (UARTJ).

No. 181 16.1 Features of UARTJn

Title of Sub-Section 16.1 modified.

V8.00		V9.00	
Page	Description	Page	Description
16-1	[16.1 R-IN32M3 UARTJn Features]	16-1	[16.1 Features of UARTJn]

No. 182 16.1 Features of UARTJn

Item "Clock supply" and [Table 16.2 UARTJn clock supply] deleted.

	V8.00		V9.00	
Page	Description	Page	Description	
	[16.1 R-IN32M3 UARTJn Features]		[16.1 Features of UARTJn]	
16-1	• Clock supply: All UARTJn provide one clock input. It is connected to PCLK.	16-1	(No entry)	
	Table 16.2 UARTJn clock supply		(No entry)	

No. 183 16.1 Features of UARTJn

Name of item "Interrupts" and its description expanded.

	V8.00		V9.00	
Page	Description	Page	Description	
16-2	[16.1 R-IN32M3 UARTJn Features] • Interrupts: The interrupts of the asynchronous serial interface J are listed in the table below.	10-2	 [16.1 Features of UARTJn] Interrupts and peripheral modules: The following interrupt requests from UARTJ can be used as triggers for interrupt service routines or hardware ISRs (where listed as such), for DMA transfer (by the general-purpose DMAC or real-time port DMAC), for capture by a timer (TAUJ2), and for updating the real-time port pins (RP00-RP37). 	

No. 184 16.1 Features of UARTJn

Signal names in table corrected.

	V8.00	V9.00	
Page	Description	Page	Description
	[16.1 R-IN32M3 UARTJn Features] [Table 16.4 UARTJn interrupts]		[16.1 Features of UARTJn] [Table 16.3 UARTJn Interrupts]
16-2	 UARTJn signals: INTUAJ0TIT Function: Transmission interrupt Connected to: DMA controller trigger (DTFR/RTDFTR) UARTJn signals: INTUAJ0TIR Function: Reception interrupt Connected to: DMA controller trigger (DTFR/RTDFTR)) UARTJn signals: INTUAJ1TIT Function: Transmission interrupt Connected to: DMA controller trigger (DTFR/RTDFTR) UARTJn signals: INTUAJ1TIT Function: Reception interrupt Connected to: DMA controller trigger (DTFR/RTDFTR) UARTJn signals: INTUAJ1TIR Function: Reception interrupt Connected to: DMA controller trigger (DTFR/RTDFTR) 	16-2	 UARTJn signals: INTUAJ0TIT Function: Transmission interrupt Connected to: DMA controller trigger (DTFR/RTDTFR) UARTJn signals: INTUAJ0TIR Function: Reception interrupt Connected to: DMA controller trigger (DTFR/RTDTFR) UARTJn signals: INTUAJ1TIT Function: Transmission interrupt Connected to: DMA controller trigger (DTFR/RTDTFR) UARTJn signals: INTUAJ1TIT Function: Transmission interrupt Connected to: DMA controller trigger (DTFR/RTDTFR) UARTJn signals: INTUAJ1TIR Function: Reception interrupt Connected to: DMA controller trigger (DTFR/RTDTFR)

No. 185 16.4 (2) UARTJn control register 1 (URTJnCTL1)

Value in description of bits 14-12 corrected.

	V8.00		V9.00	
Page	Description	Page	Description	
16-9	[16.4 (2) URTJnCTL1 — UARTJn control register 1] [Bit Position 14 to 12: URTJnBLG[2:0]] BF bit length during transmission 110: 15 bits	16-9	[16.4 (2) UARTJn control register 1 (URTJnCTL1)] [Bit Position 14 to 12: URTJnBLG[2:0]] BF bit length during transmission 111: 15 bits	

No. 186 16.4 (5) UARTJn status register 0 (URTJnSTR0)

Notes 1 and 2 added.

	V8.00		V9.00	
Page	Description	Page	Description	
16-15	[16.4 (5) URTJnSTR0 — UARTJn status register 0] (No entry)	16-15	 [16.4 (5) UARTJn status register 0 (URTJnSTR0)] Notes 1. This bit is also initialized when reception is disabled by setting URTJnCTL0.URTJnRXE = 0. 2. These bits are also initialized when transmission is disabled by setting URTJnCTL0.URTJnTXE = 0. 	

No. 187 <u>16.4 (6) UARTJn status register 1 (URTJnSTR1)</u>

Notes 1 and 2 added.

	V8.00		V9.00	
Page	Description	Page	Description	
16-16	[16.4 (6) URTJnSTR1 — UARTJn status register 1] (No entry)	16-16	 [16.4 (6) UARTJn status register 1 (URTJnSTR1)] Notes 1. This bit is also initialized when reception is disabled by setting URTJnCTL0.URTJnRXE = 0. 2. This bit is also initialized when transmission is disabled by setting URTJnCTL0.URTJnTXE = 0. 	

No. 188 16.4 (6) UARTJn status register 1 (URTJnSTR1)


Note 1 added.

	V8.00		V9.00	
Page	Description	Page	Description	
16-17	[16.4 (6) URTJnSTR1 — UARTJn status register 1] (No entry)	16-17	[16.4 (6) UARTJn status register 1 (URTJnSTR1)] Note 1. This bit is also initialized when reception is disabled by setting URTJnCTL0.URTJnRXE = 0.	



No. 189 16.5.3 Status Interrupt Request INTUAJnTIS

Flow chart corrected.





No. 190 16.6.6 (2) Reception start and stop

Supplement c) added to Figure 16.15.

V8.00		V9.00	
Page	Description	Page	Description
16-46	[16.6.6 (2) Reception start and stop] [Figure 16.15 Flowchart of data reception when URTJnSLBM = 0, URTJnSSBR = 1] (No entry)	16-46	[16.6.6 (2) Reception start and stop] [Figure 16.15 Flowchart of Data Reception when URTJnSLBM = 0, URTJnSSBR = 1] c) Set the pointer value to receive data following BF reception.



No. 191 16.7 Bit-Rate Generator

Title of Sub-Section 16.7 corrected. Equation for the calculation of Bit rate added. Table 16.8 added. Remarks and Note added.

	V8.00		V9.00
Page	Description	Page	Description
	[16.7 Baud Rate Generator] (No entry)		[16.7 Bit-Rate Generator] The clock setting for the bit rate is calculated from the following formula. For details of the register, see section 16.4(3), UARTJn control register 2 (URTJnCTL2).Bit rate = $\frac{PCLK \text{ frequency}}{2 \times (URTJnCTL2.URTJnBRS11-0) \times 2^{URTJnCTL2.URTJnPRS2-0}} = BRT[bps]$ Error in the bit rate = $\left\{ \frac{\text{Bit rate (BRT)}}{\text{Target bit rate (target BRT)}} - 1 \right\} \times 100 = ERR[\%]$ Remark: The settings of the register when the bit rate is set to 2.94 Mbps are as follows
16-52		16-54	Table 16.8 Allowable Scope of Error in Bit Rate URTJnCTL2.URTJnBRS[11:0] Maximum Bit Rate Minimum Bit Rate 4 + 2.32% - 2.43% 8 + 3.52% - 3.61% 16 + 4.14% - 4.19% 32 + 4.45% - 4.47% 64 + 4.60% - 4.62% 128 + 4.68% - 4.69% 256 + 4.72% - 4.72% 512 + 4.74% - 4.75% 1024 + 4.75% - 4.75% 2048 + 4.75% - 4.75% 4095 + 4.75% - 4.75% Note: When the setting of URTJnCTL2.URTJnBRS[11:0] is 0 to 3, refer to the entry for 4. Remark: When URTJnCTL2.URTJnBRS[11:0] = "2125", the allowable scope of error in the bit

No. 192 17. Clocked Serial Interface H (CSIH)

Introductory description of Section 17 modified.

	V8.00		V9.00	
Page	Description	Page	Description	
17-1	[17. Clocked Serial Interface H (CSIH)] This section contains a generic description of clocked serial interface H (CSIH). The first part in this section describes the features specific to an R-IN32M3, including the channels, register base addresses, and input/output signal names. The remainder of the section describes the features that apply to all implementations.	17-1	[17. Clocked Serial Interface H (CSIH)] This section explains clocked serial interface H (CSIH).	

No. 193 17.1 Features of CSIH

Title of Sub-Section 17.1 modified.

V8.00		V9.00	
Page	Description	Page	Description
17-1	[17.1 Features of R-IN32M3 CSIH]	17-1	[17.1 Features of CSIH]

No. 194 17.1 Features of CSIH

Item "Clock supply" deleted.

V8.00		V9.00	
Page	Description	Page	Description
17-1	[17.1 Features of R-IN32M3 CSIH] • Clock supply: Clocked serial interface H (CSIH) provide one clock input.	17-1	[17.1 Features of CSIH] (No entry)

No. 195 17.1 Features of CSIH

[Table 17.3 CSIHn Clock source] deleted.

V8.00		V9.00	
Page	Description	Page	Description
17-1	[17.1 Features of R-IN32M3 CSIH] Table 17.3 CSIHn Clock source	17-1	[17.1 Features of CSIH] (No entry)



No. 196 17.1 Features of CSIH

Title and description of item "Interrupts" expanded.

	V8.00		V9.00	
Page	Description	Page	Description	
17-2	 [17.1 Features of R-IN32M3 CSIH] Interrupts: CSIH can generate the following interrupt, DMA requests, Timer Trigger and Real-time port trigger: 	17-2	 [17.1 Features of CSIH] Interrupts and peripheral modules: The following interrupt requests from CSIH can be used as triggers for interrupt service routines or hardware ISRs (where listed as such), for DMA transfer (by the general-purpose DMAC or real-time port DMAC), for capture by a timer (TAUJ2), and for updating the real-time port pins (RP00-RP37). 	

No. 197 17.1 Features of CSIH

Title of [Table 17.5 CSIHn interrupt and DMA/DTS requests] modified.

V8.00		V9.00	
Page	Description	Page	Description
17-2	[17.1 Features of R-IN32M3 CSIH] Table 17.5 CSIHn interrupt and DMA/DTS requests	17-2	[17.1 Features of CSIH] Table 17.4 CSIHn Interrupts and Requests to Peripheral Modules

No. 198 17.1 Features of CSIH

Signal name corrected.

V8.00		V9.00	
Page	Description	Page	Description
17-2	[17.1 Features of R-IN32M3 CSIH] [Table 17.5 CSIHn interrupt and DMA/DTS requests] (Entry in "Connected to" column for CSI0/CSIHTIC) • DMA controller trigger (DTFR/RTDFTR)	17-2	[17.1 Features of CSIH] [Table 17.4 CSIHn Interrupts and Requests to Peripheral Modules] (Entry in "Connected to" column for CSI0/CSIHTIC) • DMA controller trigger (DTFR/RTDTFR)

No. 199 17.1 Features of CSIH

Signal name corrected.

V8.00		V9.00	
Page	Description	Page	Description
17-2	[17.1 Features of R-IN32M3 CSIH] [Table 17.5 CSIHn interrupt and DMA/DTS requests] (Entry in "Connected to" column for CSI0/CSIHTIR) • DMA controller trigger (DTFR/RTDFTR)	17-2	[17.1 Features of CSIH] [Table 17.4 CSIHn Interrupts and Requests to Peripheral Modules] (Entry in "Connected to" column for CSI0/CSIHTIR) • DMA controller trigger (DTFR/RTDTFR)



No. 200 17.1 Features of CSIH

Signal name corrected.

V8.00		V9.00	
Page	Description	Page	Description
17-2	[17.1 Features of R-IN32M3 CSIH] [Table 17.5 CSIHn interrupt and DMA/DTS requests] (Entry in "Connected to" column for CSI0/CSIHTIJC) • DMA controller trigger (DTFR/RTDFTR)	17-2	[17.1 Features of CSIH] [Table 17.4 CSIHn Interrupts and Requests to Peripheral Modules] (Entry in "Connected to" column for CSI0/CSIHTIJC) • DMA controller trigger (DTFR/RTDTFR)

No. 201 17.1 Features of CSIH

Signal name corrected.

V8.00		V9.00	
Page	Description	Page	Description
17-2	[17.1 Features of R-IN32M3 CSIH] [Table 17.5 CSIHn interrupt and DMA/DTS requests] (Entry in "Connected to" column for CSI1/CSIHTIC) • DMA controller trigger (DTFR/RTDFTR)	17-2	[17.1 Features of CSIH] [Table 17.4 CSIHn Interrupts and Requests to Peripheral Modules] (Entry in "Connected to" column for CSI1/CSIHTIC) • DMA controller trigger (DTFR/RTDTFR)

No. 202 17.1 Features of CSIH

Signal name corrected.

	V8.00		V9.00		
Page	ge Description		Description		
17-2	[17.1 Features of R-IN32M3 CSIH] [Table 17.5 CSIHn interrupt and DMA/DTS requests] (Entry in "Connected to" column for CSI1/CSIHTIR) • DMA controller trigger (DTFR/RTDFTR)	17-2	[17.1 Features of CSIH] [Table 17.4 CSIHn Interrupts and Requests to Peripheral Modules] (Entry in "Connected to" column for CSI1/CSIHTIR) • DMA controller trigger (DTFR/RTDTFR)		

No. 203 17.1 Features of CSIH

Signal name corrected.

V8.00			V9.00		
Page	ge Description		Description		
17-2	[17.1 Features of R-IN32M3 CSIH] [Table 17.5 CSIHn interrupt and DMA/DTS requests] (Entry in "Connected to" column for CSI1/CSIHTIJC) • DMA controller trigger (DTFR/RTDFTR)	17-2	[17.1 Features of CSIH] [Table 17.4 CSIHn Interrupts and Requests to Peripheral Modules] (Entry in "Connected to" column for CSI1/CSIHTIJC) • DMA controller trigger (DTFR/RTDTFR)		



No. 204 17.3 (4) CSIH status register 0 (CSIHnSTR0)

Tables in the description of bit 7 corrected.

	V8.00					V9.00					
Page	Description			Page	Description						
		7.3 (4) CSIHnSTR0 — CSIH status register 0] t Position 7: CSIHnTSF]					[17.3 (4) CSIH status register 0 (CSIHnSTR0)] [Bit Position 7: CSIHnTSF]				
		Set condition					Setting (Condition			
	Master mode	Direct access mode, FIFO mode	Dual buffer mode, Transmit only Buffer mode	Clear condition		Master Mode	Direct Access Mode, FIFO Mode	Dual Buffer Mode, Transmit Only Buffer Mode	Clearing Condition		
	Transmission mode	Writing to transmit data	Setting CSIHnMCTL2.	Within 0.5 clock cycles from the		Transmission mode	Writing to transmit data register	Setting CSIHnMCTL2.	Within 0.5 clock cycles from the		
	Transmission / reception mode	register	CSIHnBTST	last CSIHnTSCK		Transmission / reception mode		CSIHnBTST	last CSIHnTSCK edge		
17-14	Reception mode			edge	17-14	Reception mode					
17-14					17-14						
		Set condition					Setting (Condition			
	Slave mode	Direct access mode, FIFO mode	Dual buffer mode, Transmit only Buffer mode	Clear condition		Slave Mode	Direct Access Mode, FIFO Mode	Dual Buffer Mode, Transmit Only Buffer Mode	Clearing Condition		
	TransmissionWriting to transmit dataSetting CSIHnMCTL2.Within 0.5 clock cycles from the		Transmission mode	Writing to transmit data register	Setting CSIHnMCTL2.	Within 0.5 clock cycles from the					
	Transmission / reception mode	register	CSIHnBTST	last CSIHnTSCK edge	SIHnTSCK	Transmission / reception mode		CSIHnBTST	last CSIHnTSCK edge		
	Reception mode	CSIHnTSCK input timing				Reception mode	CSIHnTSCK input timing				

No. 205 17.3 (4) CSIH status register 0 (CSIHnSTR0)

Remark added.

	V8.00	V9.00		
Page	Description	Page	Description	
17-16	[17.3 (4) CSIHnSTR0 — CSIH status register 0] [Table 17.9 Memory mode operation] (No entry)	17-16	[17.3 (4) CSIH status register 0 (CSIHnSTR0)] [Table 17.8 Memory Mode Operation] Remark: n = 0, 1	

No. 206 17.3 (6) CSIH memory control register 0 (CSIHnMCTL0)

Description of bits 4-0 modified.

	V8.00	V9.00		
Page	Description	Page	Description	
17-19	[17.3 (6) CSIHnMCTL0 — CSIH Memory control register 0] [Bit Position 4 to 0: CSIHnTO [4:0]] Select the FIFO mode timeout setting.	17-19	[17.3 (6) CSIH memory control register 0 (CSIHnMCTL0)] [Bit Position 4 to 0: CSIHnTO [4:0]] Select the number of clock cycles until the timeout is reached.	



No. 207 17.3 (10) CSIH configuration register x (CSIHnCFGx)

Names of bits and titles of tables in the description of bits 17-16 corrected.

V8.00			V9.00			
Page	Description	Page	Description			
Page 17-27		Page 17-27				
	CKPn DAPn Clock phase and data phase selection 0 0 CsiGnTSCK					
	CSIGnTS0 D7 D6 D5 D4 D3 D2 D1 D0 CSIGnTSI capture 1 <t< td=""><td></td><td>CSIGnTSI capture 1 <th1< th=""> 1 <th1< th=""></th1<></th1<></td></t<>		CSIGnTSI capture 1 <th1< th=""> 1 <th1< th=""></th1<></th1<>			
	0 1 CSIGNTSCK CSIGNTSO D5 X D4 X D3 X D2 X D1 X D0 CSIGNTSI capture + + + + + + + +		0 1 CSIGNTSCK CSIGNTSO CSIGNTSI capture t t t t t t			
	1 X Setting prohibited		1 X Setting prohibited			

No. 208 17.3 (10) CSIH configuration register x (CSIHnCFGx)

Table in the description of bits 14-12 expanded.

		V8.00		V9.00			
Page	Description			Description			
	[17.3 (10) CSIHnCFGx — [Bit Position 14 to 12: CSIH	CSIH configuration register x] nIDx[2:0]]		[17.3 (10) CSIH configura [Bit Position 14 to 12: CSIF	tion register x (CSIHnCFGx)] InIDx[2:0]]		
	CSIHnIDx[2:0]	Idle timing		CSIHnIDx[2:0]	Idle Timing		
	000B	0.5 transmission clock cycles		000B	0.5 transmission clock cycles		
	001B	1.0 transmission clock cycles		001B	1.0 transmission clock cycles		
17-28	010B	1.5 transmission clock cycles	17-28	010B	1.5 transmission clock cycles		
17-20		(2.5, 3.5, 4.5, 6.5)	17-20	011B	2.5 transmission clock cycles		
	111B	8.5 transmission clock cycles		100B	3.5 transmission clock cycles		
				101B	4.5 transmission clock cycles		
				110B	6.5 transmission clock cycles		
				111B	8.5 transmission clock cycles		



No. 209 17.3 (10) CSIH configuration register x (CSIHnCFGx)

Table in the description of bits 11-8 expanded.

	V8.00				V9.00						
Page	Description			Page	Description						
		17.3 (10) CSIHnCFGx — CSIH configuration register x] Bit Position 11 to 8: CSIHnHDx[3:0]]			[17.3 (10) CSIH co [Bit Position 11 to 8	nfiguration register x (CSIHnCFGx :: CSIHnHDx[3:0]])]				
	CSIHnHDx [3:0]	Hold timing with CSIHnCTL1.CSIHnSIT = 0	Hold timing with CSIHnCTL1.CSIHnSIT = 1		CSIHnHDx [3:0]	Hold Timing with CSIHnCTL1.CSIHnSIT = 0	Hold Timing with CSIHnCTL1.CSIHnSIT = 1				
	0000B	0.5 serial clock cycles	1.0 serial clock cycles		0000B	0.5 serial clock cycles	1.0 serial clock cycles				
	0001B	1 serial clock cycles	1.5 serial clock cycles		0001B	1 serial clock cycles	1.5 serial clock cycles				
	0010B	1.5 serial clock cycles	2.0 serial clock cycles		0010B	1.5 serial clock cycles	2.0 serial clock cycles				
		(2.5, 3.5, 4.5, 6.5, 8.5, 9.5	(3.0, 4.0, 5.0, 7.0, 9.0,		0011B	2.5 serial clock cycles	3.0 serial clock cycles				
		10.5, 11.5, 12.5, 14.5, 16.5,	10.0, 11.0, 12.0, 13.0, 15.0,		0100B	3.5 serial clock cycles	4.0 serial clock cycles				
		18.5)	17.0, 19.0)		0101B	4.5 serial clock cycles	5.0 serial clock cycles				
17-28	1111B	20.5 serial clock cycles	21.0 serial clock cycles	17-28	0110B	6.5 serial clock cycles	7.0 serial clock cycles				
					0111B	8.5 serial clock cycles	9.0 serial clock cycles				
					1000B	9.5 serial clock cycles	10.0 serial clock cycles				
									1001B	10.5 serial clock cycles	11.0 serial clock cycles
					1010B	11.5 serial clock cycles	12.0 serial clock cycles				
					1011B	12.5 serial clock cycles	13.0 serial clock cycles				
					1100B	14.5 serial clock cycles	15.0 serial clock cycles				
					1101B	16.5 serial clock cycles	17.0 serial clock cycles				
					1110B	18.5 serial clock cycles	19.0 serial clock cycles				
					1111B	20.5 serial clock cycles	21.0 serial clock cycles				

No. 210 17.3 (10) CSIH configuration register x (CSIHnCFGx)

Table in the description of bits 7-4 expanded.

	V8.00				V9.00					
Page		Description			Page	Description				
	-	[17.3 (10) CSIHnCFGx — CSIH configuration register x] [Bit Position 7 to 4: CSIHnINx[3:0]]				[17.3 (10) CSIH configuration register x (CSIHnCFGx)] [Bit Position 7 to 4: CSIHnINx[3:0]]				
		CSIHnINx [3:0]	Inter-data time when CSIHnCTL1.CSIHnSIT = 0	Inter-data time when CSIHnCTL1.CSIHnSIT = 1			CSIHnINx [3:0]	Inter-Data Time when CSIHnCTL1.CSIHnSIT = 0	Inter-Data Time when CSIHnCTL1.CSIHnSIT = 1	
		0000B	0.0 serial clock cycles	0.5 serial clock cycles			0000B	0.0 serial clock cycles	0.5 serial clock cycles	
		0001B	0.5 serial clock cycles	1.0 serial clock cycles			0001B	0.5 serial clock cycles	1.0 serial clock cycles	
		0010B	1.0 serial clock cycles	1.5 serial clock cycles			0010B	1.0 serial clock cycles	1.5 serial clock cycles	
		0011B	2.0 serial clock cycles	2.5 serial clock cycles			0011B	2.0 serial clock cycles	2.5 serial clock cycles	
		(3.0, 4.0, 6.0, 8.0, 9.0, (3.5, 4.5, 6.5, 8.5, 9.5, 0 10.0, 11.0, 12.0, 14.0, 16.0, 10.5, 11.5 12.5, 14.5, 16.5, 0	0100B	3.0 serial clock cycles	3.5 serial clock cycles					
			10.0, 11.0, 12.0, 14.0, 16.0,	10.5, 11.5 12.5, 14.5, 16.5,			0101B	4.0 serial clock cycles	4.5 serial clock cycles	
17-29			18.0)	18.5)	17-29	17-29	0110B	6.0 serial clock cycles	6.5 serial clock cycles	
		1111B	20.0 serial clock cycles	20.5 serial clock cycles			0111B	8.0 serial clock cycles	8.5 serial clock cycles	
							1000B	9.0 serial clock cycles	9.5 serial clock cycles	
							1001B	10.0 serial clock cycles	10.5 serial clock cycles	
							1010B	11.0 serial clock cycles	11.5 serial clock cycles	
					1011B	12.0 serial clock cycles	12.5 serial clock cycles			
							1100B	14.0 serial clock cycles	14.5 serial clock cycles	
							1101B	16.0 serial clock cycles	16.5 serial clock cycles	
							1110B	18.0 serial clock cycles	18.5 serial clock cycles	
1						1111B	20.0 serial clock cycles	20.5 serial clock cycles		

No. 211 17.3 (10) CSIH configuration register x (CSIHnCFGx)

Table in the description of bits 3-0 expanded.

V8.00 V8.00 I				V9.00			
Description				Description			
[17.3 (10) CSIHnCFGx — CSIH configuration register x] [Bit Position 3 to 0: CSIHnSPx[3:0]]			[17.3 (10) CSIH configuration register x (CSIHnCFGx)] [Bit Position 3 to 0: CSIHnSPx[3:0]]				
CSIHnSPx [3:0]	Setup delay			CSIHnSPx[3:0]	Setup Delay 0.5 serial clock cycles		
0000B	0.5 serial clock cycles			0000B	1.0 serial clock cycles		
0001B	1.0 serial clock cycles		Ì	0010B	1.5 serial clock cycles		
0010B	1.5 serial clock cycles			0011B	2.5 serial clock cycles		
	(2.5, 3.5, 4.5, 6.5, 8.5, 9.5 10.5, 11.5, 12.5, 14.5, 16.5,			0100B	3.5 serial clock cycles		
	18.5)	17-29		0101B	4.5 serial clock cycles		
1111B	20.5 serial clock cycles			0110B	6.5 serial clock cycles		
		17-29		0111B	8.5 serial clock cycles		
				1000B	9.5 serial clock cycles		
				1001B	10.5 serial clock cycles		
				1010B	11.5 serial clock cycles		
				1011B	12.5 serial clock cycles		
				1100B	14.5 serial clock cycles		
				1101B	16.5 serial clock cycles		
				1110B	18.5 serial clock cycles		
				1111B	20.5 serial clock cycles		
	[Bit Position 3 to 0: C CSIHnSPx [3:0] 0000B 0001B 0010B 	Description IT.3 (10) CSIHnCFGx — CSIH configuration register x] [Bit Position 3 to 0: CSIHnSPx[3:0]] CSIHnSPx Setup delay 0000B 0.5 serial clock cycles 0001B 1.0 serial clock cycles 0010B 1.5 serial clock cycles (2.5, 3.5, 4.5, 6.5, 8.5, 9.5 10.5, 11.5, 12.5, 14.5, 16.5, 18.5)	Description Page [17.3 (10) CSIHnCFGx — CSIH configuration register x] [Bit Position 3 to 0: CSIHnSPx[3:0]] [3:0] Setup delay CSIHnSPx [3:0] Setup delay [3:0] 0000B 0.5 serial clock cycles [3:0] [3:0] 0001B 1.0 serial clock cycles [3:0] [3:0] 0010B 1.5 serial clock cycles [3:0] [3:0] (2.5, 3.5, 4.5, 6.5, 8.5, 9.5 10.5, 11.5, 12.5, 14.5, 16.5, 18.5) [3:5]	Description Page [17.3 (10) CSIHnCFGx — CSIH configuration register x] [Bit Position 3 to 0: CSIHnSPx[3:0]] [1] [Bit Position 3 to 0: CSIHnSPx[3:0]] CSIHnSPx [3:0] Setup delay 0000B 0.5 serial clock cycles 0001B 1.0 serial clock cycles 0010B 1.5 serial clock cycles (2.5, 3.5, 4.5, 6.5, 8.5, 9.5 10.5, 11.5, 12.5, 14.5, 16.5, 18.5) 1111B 20.5 serial clock cycles	Description Page [17.3 (10) CSIHnCFGx — CSIH configuration register x] [Bit Position 3 to 0: CSIHnSPx[3:0]] [17.3 (10) CSIH config [Bit Position 3 to 0: CSI [Bit Position 3 to 0: CSI [Bit Position 3 to 0: CSI [Bit Position 3 to 0: CSI CSIHnSPx [3:0] Setup delay 0000B 0001B 1.0 serial clock cycles 0001B 0010B 1.5 serial clock cycles 0011B 0010B 1.5 serial clock cycles 0011B 0100B 1.5 serial clock cycles 0110B 0111B 0100B 0110B 0110B 1111B 20.5 serial clock cycles		

No. 212 17.3 (14) CSIH receive data register 0 for half word access (CSIHnRX0H)

R/W attribute of bits 31-24 corrected.

V8.00			V9.00			
Page	Description	Page	Description			
17-34	[17.3 (14) CSIHnRX0H — CSIH receive data register 0 for half word access] - R/W attribute: Bit[31:24] = R/W	17-34	[17.3 (14) CSIH receive data register 0 for half word access (CSIHnRX0H)] - R/W attribute: Bit[31:24] = 0			


No. 213 17.4.2 (2) One master and two slaves

Title and description of Sub-Section 17.4.2 (2) modified.

	V8.00	V9.00			
Page	Page Description		Description		
17-38	[17.4.2 (2) One master and multiple slaves] The following figure illustrates the connections between one master and multiple slaves. In this example, a configuration in which the master supplies one chip select (CS) signal to each slave is possible. This signal is connected to the slave select input CSIHnTSSI of the slave.	17-38	[17.4.2 (2) One master and two slaves] The following figure illustrates the connections between an R-IN32M3 as a master and two slaves. In this example, an R-IN32M3 can be configured to supply one chip select (CS) signal to each slave. This signal is connected to the slave select input CSIHnTSSI of the slave.		

No. 214 17.4.2 (2) One master and two slaves

Titles of Sub-Section 17.4.2 (2) and Figure 17.5 modified. Labeling in Figure 17.5 modified.





No. 215 17.4.3 (1) Configuration registers

Description of Section 17.4.3 (1) corrected.

V8.00		V9.00	
Page	Description	Page	Description
17-40	[17.4.3 (1) Configuration registers] Figure 17.6 "Chip select timings" shows an example in which the default active low setting is specified for the CS1 and CS2 signals (CSIHnCTL1.CSIHnCSL1 = 0, CSIHnCTL1.CSIHnCSL2 = 0). The active level can be separately specified for each CS.	17-40	[17.4.3 (1) Configuration registers] Figure 17.6 shows an example in which the default active low setting is specified for the CS0 and CS1 signals (CSIHnCTL1.CSIHnCSL0 = 0, CSIHnCTL1.CSIHnCSL1 = 0). The active level can be separately specified for each CS.

No. 216 <u>17.4.14 Loop-Back Mode</u>

Number of bits of CSIHnCTL1.CSIHnCLS corrected.

	V8.00		V9.00	
Page	Description	Page	Description	
17-78	[17.4.14 Loop-back mode] The CSIHnTSCK, CSIHnTSO, CSIHnTSI, and CSIHnTCSSn[7:0] signals are disconnected from ports. The CSIHnTSO signal is fixed to the low output level, and the CSIHnTSCK and CSIHnTCSSn[7:0] signals are set to the inactive level (the level specified for the CSIHnCFGx.CSIHnCKPx bit in the case of the CSIHnTSCK signal, and the level specified for the CSIHnCTL1.CSIHnCLS[7:0] bits in the case of the CSIHnTCSSn[7:0] signal).	17-75	[17.4.14 Loop-Back Mode] The CSIHnTSCK, CSIHnTSO, CSIHnTSI, and CSIHnTCSSn[7:0] signals are disconnected from ports. The CSIHnTSO signal is fixed to the low output level, and the CSIHnTSCK and CSIHnTCSSn[7:0] signals are set to the inactive level (the level specified by the CSIHnCFGx.CSIHnCKPx bit in the case of the CSIHnTSCK signal, and the level specified by the CSIHnCTL1.CSIHnCLS[1:0] bits in the case of the CSIHnTCSSn[7:0] signal).	

No. 217 <u>18. I2C BUS (IICB)</u>

Introductory description of Section 18 modified.

	V8.00		V9.00	
Page	Description	Page	Description	
18-1	[18. I2C BUS (IICB)] Section 18.1 describes the features specific to an R-IN32M3, including the number of channels, register base addresses, and input/output signal names. Section 18.2 and subsequent sections describe the features that apply to all implementations.	18-1	[18. I2C BUS (IICB)] (No entry)	

No. 218 18.1 Features of IICB

Title of Sub-Section 18.1 modified.

	V8.00		V9.00	
Page	Description	Page	Description	
18-1	[18.1 Features of R-IN32M3 IICB]	18-1	[18.1 Features of IICB]	

No. 219 18.1 Features of IICB

Item "Clock supply" and [Table 18.2 IICBn clock supply] deleted.

	V8.00		V9.00	
Page	Description	Page	Description	
	[18.1 Features of R-IN32M3 IICB]		[18.1 Features of IICB]	
18-1	Clock supply: IICBn uses PCLK as the clock input. PCLK is connected to the clock generator.	18-1	(No entry)	
	Table 18.2 IICBn clock supply		(No entry)	

No. 220 18.1 Features of IICB

Title and description of item "Interrupt request signal" expanded.

	V8.00		V9.00	
Page	Description	Page	Description	
18-2	[18.1 Features of R-IN32M3 IICB] • Interrupt request signal: The IICBn uses a data transmit/receive interrupt request signal (IICBTIAn) and a status interrupt request signal (IICBTISn).	18-1	[18.1 Features of IICB] • Interrupts and peripheral modules: The following interrupt requests from IICB can be used as triggers for interrupt service routines or hardware ISRs (where listed as such), for DMA transfer (by the general-purpose DMAC or real-time port DMAC), for capture by a timer (TAUJ2), and for updating the real-time port pins (RP00-RP37).	

No. 221 18.1 Features of IICB

Title of [Table 18.3 IICBn interrupt request signals] expanded. Signal name corrected.

	V8.00		V9.00	
Page	Description	Page	Description	
18-2	[18.1 Features of R-IN32M3 IICB] [Table 18.3 IICBn interrupt request signals] [IICB0/IICBTIA, IICB1/IICBTIA] • DMA controller trigger (DTFR/RTDFTR)	18-1	[18.1 Features of IICB] [Table 18.2 IICBn Interrupts and Requests for Peripheral Modules] [IICB0/IICBTIA, IICB1/IICBTIA] • DMA controller trigger (DTFR/RTDTFR)	




No. 222 <u>18.3 (6) (a) Setting transfer clock by using IICBnWL and IICBnWH registers</u>

Equation for Transfer clock corrected.

	V8.00		V9.00	
Page	Description	Page	Description	
	[18.3 (6) (a) Setting transfer clock by using IICBnWL and IICBnWH registers]		[18.3 (6) (a) Setting transfer clock by using IICBnWL and IICBnWH registers]	
18-16	Transfer clock (Hz) = PCLK/(IICBnWL + IICBnWH) + PCLK ($t_R + t_F$)	18-14	Transfer clock (Hz) = $\frac{PCLK}{(IICBnWL + IICBnWH) + PCLK(t_R + t_F)} < R>$	

No. 223 18.4.1 Pin Configuration

Name of voltage source corrected.




No. 224 18.6.1 (4) Example of communication in single transfer mode (slave transmission)

Remark added.

	V8.00		V9.00	
Page	Description	Page	Description	
18-44	[18.6.1 (4) Example of communication in single transfer mode (slave transmission)] (No entry)	18-42	[18.6.1 (4) Example of communications in single transfer mode (slave transmission)] Remark: During data transmission, set the IICBnCTL0.IICBnSLWT bit (to 1) so that the IICBn enters the wait state at the falling edge of the 9th clock.	

No. 225 18.9.1 (1) Master operation setting procedure during single transfer mode

Titles of Section 18.9.1 (1) and Figure 18.14 modified. Branch destination corrected.






RENESAS TECHNICAL UPDATE


No. 226 18.9.1 (2) Slave operation setting procedure during single transfer mode

Titles of Section 18.9.1 (2) and Figure 18.15 modified. Branch description added.



No. 227 <u>18.9.2 (1) Single transfer mode setting procedure when communication reserve function is enabled (IICBnCTL1.IICBnSLRS bit = 0)</u>


Titles of Section 18.9.2 (1) and Figure 18.18 modified. Labels of page connectors corrected.






No. 228 18.9.2 (1) Single transfer mode setting procedure when communication reserve function is enabled (IICBnCTL1.IICBnSLRS bit = 0)

Labels of page connectors corrected.



No. 229 <u>18.9.2 (2) Single transfer mode setting procedure when communication reserve function is disabled (IICBnCTL1.IICBnSLRS bit = 1)</u>


Titles of Section 18.9.2 (2) and Figure 18.19 modified. Branch label corrected.





No. 230 18.9.2 (3) Continuous transfer mode setting procedure when communication reserve function is enabled (IICBnCTL1.IICBnSLRS bit = 0)

Titles of Section 18.9.2 (3) and Figure 18.20 modified. Branch label corrected.




No. 231 18.9.2 (3) Continuous transfer mode setting procedure when communication reserve function is enabled (IICBnCTL1.IICBnSLRS bit = 0)

Branch label corrected.

	V8.00	V9.00	
Page	Description	Page	Description
18-127	[18.9.2 (3) Continuous transfer mode setting sequence when communication reserve function is enabled (IICBnCTL1.IICBnSLRS bit = 0)] [Figure 18.20 Continuous transfer mode setting sequence when communication reserve function is enabled (IICBnCTL1.IICBnSLRS bit = 0) (multi-master environment) (2/2)] Address processing Expansion code detection Read IICBnDAT Enter required settings (IICBnSTR) Transr Reception No (IICBTISn output? Yes No IICBTISN output? S	18-126	[18.9.2 (3) Continuous transfer mode setting procedure when communication reserve function is enabled (IICBnCTL1.IICBnSLRS bit = 0)] [Figure 18.20 Continuous Transfer Mode Setting Procedure when Communication Reserve Function is Enabled (IICBnCTL1.IICBnSLRS bit = 0) (Multi-Master Environment) (2/2)] Address processing Expansion code detection Read IICBnDAT Enter required settings (IICBnSTR = 1? Yes (IICBnSTR) Transr Reception No (IICBTISn output? Yes (IICBTISn output? Yes (IICBTIAn output? Yes (IICBTIAn output? Yes) (IICBTIAn output? Yes) (IICBTIAn output? Yes) (IICBTIAn output? Yes)

No. 232 18.9.2 (4) Continuous transfer mode setting procedure when communication reserve function is disabled (IICBnCTL1.IICBnSLRS bit = 1)


Titles of Section 18.9.2 (4) and Figure 18.21 modified. Labels of page connectors corrected.





No. 233 18.9.2 (4) Continuous transfer mode setting procedure when communication reserve function is disabled (IICBnCTL1.IICBnSLRS bit = 1)

Process block in flow chart corrected. Labels of page connectors corrected.



No. 234 19. CAN Controller (FCN)

Introductory description of Section 19 modified.

	V8.00		V9.00	
Page	Description	Page	Description	
19-1	[19. CAN Controller (FCN)] The product features on-chip CAN (Controller Area Network) controllers that comply with the CAN protocol as standardized in ISO 11898. This chapter contains a generic description of the CAN Controller (FCN).	19-1	[19. CAN Controller (FCN)] This section explains the CAN (Controller Area Network) controllers that comply with the CAN protocol as standardized in ISO 11898.	

No. 235 19. CAN Controller (FCN)

Introductory description of Section 19 modified.

	V8.00		V9.00	
Page	Description	Page	Description	
19-1	[19. CAN Controller (FCN)] The first section describes all R-IN32-M3 devices specific properties, such as instances, register base addresses, input/output signal names, etc. The subsequent sections describe the features that apply to all implementations.	19-1	[19. CAN Controller (FCN)] (No entry)	

No. 236 19.1 Features of FCN

Title of Sub-Section 19.1 modified.

	V8.00		V9.00	
	Page	Description	Page	Description
Ī	19-1	[19.1 FCN Features of R-IN32-M3]	19-1	[19.1 Features of FCN]

No. 237 19.1 Features of FCN

Item "Clock supply" and [Table 19.3 CAN Controller Clock Supply] deleted.

	V8.00		V9.00	
Page	Description	Page	Description	
	[19.1 FCN Features of R-IN32-M3]		[19.1 Features of FCN]	
19-1	○ Clock supply: All CAN Controllers provide one clock input. The CAN Controllers are connected to APB bus clock PCLK.	19-1	(No entry)	
	Table 19.3 CAN Controller Clock Supply		(No entry)	



No. 238 19.1 Features of FCN

Title of item "Interrupts" and its description expanded. Title of Table 19.4 modified. Signal name corrected.

	V8.00		V9.00	
Page	Description	Page	Description	
19-2	[19.1 FCN Features of R-IN32-M3] Interrupts: Table 19.4 shows the interrupts of the Can Controllers.	19-2	[19.1 Features of FCN] • Interrupts and peripheral modules: The following interrupt requests from FCN can be used as triggers for interrupt service routines or hardware ISRs (where listed as such), for DMA transfer (by the general-purpose DMAC or real-time port DMAC), for capture by a timer (TAUJ2), and for updating the real-time port pins (RP00-RP37).	
	[Table 19.4 FCNn interrupts and DMA requests] [INTC0REC, INTC0TRX, INTC0WUP INTC1REC, INTC1TRX, INTC1WUP] • DMA controller trigger (DTFR/RTDFTR)		[Table 19.3 FCNn Interrupts and Requests for Peripheral Modules] [INTCOREC, INTCOTRX, INTCOWUP INTC1REC, INTC1TRX, INTC1WUP] • DMA controller trigger (DTFR/RTDTFR)	

No. 239 19.3.2 (1) FCNn Global and Module Registers

Register name corrected.

	V8.00		V9.00	
Page	Description	Page	Description	
19-12	[19.3.2 (1) FCNn global and module registers] [Table 19.9 FCN1 global and module registers (2/2)]	19-12	[19.3.2 (1) FCNn Global and Module Registers] [Table 19.8 FCN1 Global and Module Registers (2/2)]	
	Register Name: FCN0*** register		Register Name: FCN1*** register	

No. 240 19.5.2 (1) FCNn Module Mask Control Register (FCNnCMMKCTLaH, FCNnCMMKCTLaW)

Title of Section 19.5.2 (1) corrected.

	V8.00		V9.00	
Page	Description	Page	Description	
19-32	[19.5.2 (1) FCNnCMMKCTLaH - FCNn module mask control register]	19-31	[19.5.2 (1) FCNn Module Mask Control Register (FCNnCMMKCTLaH, FCNnCMMKCTLaW)]	

No. 241 19.5.2 (3) FCNn Module Last Error Information Register (FCNnCMLCSTR)

Range of FCNnCMLCSSLC bits corrected.

	V8.00		V9.00	
Page	Description	Page	Description	
19-42	[19.5.2 (3) FCNnCMLCSTR — FCNn module last error information register] - Bit field: Bit[3:0] = FCNnCMLCSSLC[2:0] - Bit Position: 3 to 0	19-38	[19.5.2 (3) FCNn Module Last Error Information Register (FCNnCMLCSTR)] - Bit field: Bit[3:0] = 0, FCNnCMLCSSLC[2:0] - Bit Position: 2 to 0	

No. 242 19.13.1 Baud Rate Setting Conditions


Expression of Baud rate setting conditions corrected.

	V8.00		V9.00	
Page	Description	Page	Description	
19-110	[19.13.1 Baud rate setting conditions] • 4 \leq TSEG1[3:0] \leq 16 [3 \leq FCNnCMBTS1LG[3:0] \leq 15]	19-99	[19.13.1 Baud Rate Setting Conditions] • 4 TQ ≤ TSEG1 ≤ 16 TQ [3 ≤ FCNnCMBTS1LG[3:0] ≤ 15]	



No. 243 19.14.1 Initialization


Process blocks added to flow chart.





No. 244 19.14.2 Message Transmission

Decision block added to flow chart.



No. 245 20. CC-Link Interface

Supported stations updated.

	V8.00		V9.00	
Page	Description	Page	Description	
20-1	[20. CC-Link Interface] [Table 20.1 CC-Link Outline Specifications] Supported stations: Intelligent device station (TBD), Remote device station	20-1	[20. CC-Link Interface] [Table 20.1 CC-Link Outline Specifications] Supported stations Intelligent device station, Remote device station	

No. 246 20.1.2 CC-Link Bus Size Control Register (CCBSC)

Description of CCBSC15-CCBSC0 bits added.

	V8.00		V9.00	
Page	Description	Page	Description	
20-2	[20.1.2 CC-Link Bus Size Control Register (CCBSC)] - Bit field: Bit[15:0] = 0 or 1 - R/W attribute: Bit[15:0] = 0 or 1 - Bit Position: 31 to 0 - Bit Name: - - Description: Set these bits to 0000 5575.	20-2	[20.1.2 CC-Link Bus Size Control Register (CCBSC)] - Bit field: Bit[15:0] = CCBSC15-CCBSC0 - R/W attribute: Bit[15:0] = R/W - Bit Position: 15 to 0 - Bit Name: CCBSC15-0 - Description: Set these bits to 5575H.	

No. 247 20.1.2 CC-Link Bus Size Control Register (CCBSC)

Note 1 deleted.

	V8.00		V9.00	
Page	Description	Page	Description	
20-2	[20.1.2 CC-Link Bus Size Control Register (CCBSC)] Note 1. This register is only available in the R-IN32M3-CL. If you are using a device other than the R-IN32M3-CL, write 0 to these bits. When read, 0 is returned.	20-2	[20.1.2 CC-Link Bus Size Control Register (CCBSC)] (No entry)	

No. 248 20.1.3 CC-Link Bus Bridge Control Register 0 (CCSMC0)

Description of CCSMC15-CCSMC0 bits added.

	V8.00		V9.00	
Page	Description	Page	Description	
20-2	[20.1.3 CC-Link Bus Bridge Control Register 0 (CCSMC0)] - Bit field: Bit[15:0] = 0 or 1 - R/W attribute: Bit[15:0] = 0 or 1 - Bit Position: 31 to 0 - Bit Name: - - Description: Set these bits to 0000 11b1H.	20-2	[20.1.3 CC-Link Bus Bridge Control Register 0 (CCSMC0)] - Bit field: Bit[15:0] = CCSMC15-CCSMC0 - R/W attribute: Bit[15:0] = R/W - Bit Position: 15 to 0 - Bit Name: CCSMC15-0 - Description: Set these bits to 11B1H.	

No. 249 20.1.4 CC-Link Bus Bridge Control Register 1 (CCSMC1)

Description of CCSMC115-CCSMC10 bits added.

	V8.00		V9.00	
Page	Description	Page	Description	
20-3	[20.1.4 CC-Link Bus Bridge Control Register 1 (CCSMC1)] - Bit field: Bit[15:0] = 0 or 1 - R/W attribute: Bit[15:0] = 0 or 1 - Bit Position: 31 to 0 - Bit Name: - - Description: Set these bits to 0000 1131H.	20-3	[20.1.4 CC-Link Bus Bridge Control Register 1 (CCSMC1)] - Bit field: Bit[15:0] = CCSMC115-CCSMC10 - R/W attribute: Bit[15:0] = R/W - Bit Position: 15 to 0 - Bit Name: CCSMC115-0 - Description: Set these bits to 1131H.	

No. 250 20.1.6 CC-Link Slave RUN LED Control Register (CCSRUN)

Figure 20.1 and its description added.

V8.00		V9.00	
Page	Description	Page	Description
20-4	[20.1.6 CC-Link Slave RUN LED Control Register (CCSRUN)] (No entry)	20-4	[20.1.6 CC-Link Slave RUN LED Control Register (CCSRUN)] The figure below shows the circuit configuration of the CCSRUN register, CC-Link (intelligent device station and remote device station) RUN signals, and port pins. [Figure 20.1 Configuration of the CCSRUN Register and CC-Link (Intelligent Device Station)
	(No entry)		and Remote Device Station) RUN Signals]



No. 251 21. System Registers (APB Peripheral Registers Area)

Title of Section 21 modified.

	V8.00		V9.00	
Page	Description	Page	Description	
21-1	[21. Other Types of Interface Control]	21-1	[21. System Registers (APB Peripheral Registers Area)]	

No. 252 21.1 List of Registers

SRAM bridge select register (SRAMBRSEL) added.

V8.00		V9.00	
Page	Description	Page	Description
21-2	[21.1 Registers] (No entry)	21-2	[21.1 List of Registers] SRAM bridge select register SRAMBRSEL BASE+0804H YYYY

No. 253 21.3 IDCODE Register (IDCODE)

Description of IDCODE31-IDCODE0 bits added.

V8.00		V9.00	
Page	Description	Page	Description
21-3	[21.3 IDCODE register] - Bit field: 0 or 1 - R/W attribute: 0 or 1 - Bit Name: –	21-3	[21.3 IDCODE Register (IDCODE)] - Bit field: IDCODE31-IDCODE0 - R/W attribute: R - Bit Name: IDCODE31-0

No. 254 21.7 System Protect Command Register (SYSPCMD)

Caution 1 corrected.

V8.00		V9.00	
Page	Description	Page	Description
21-7	[21.7 System protect command register (SYSPCMD)] Caution 1. A value is not written to the register in steps <2> and <3>.	21-7	[21.7 System Protect Command Register (SYSPCMD)] Caution 1. A value is not written to the register in steps <1>, <2> and <3>.



No. 255 21.9.1 Timer Input Function Selection Register (SELCNT)

Names of TAUJ channels modified.

	V8.00		V9.00	
Page	Description	Page	Description	
21-10	[21.9.1 Timer input function selection register (SELCNT)] [Bit Position 7, 6: ISEL31, ISEL30] Specify the signal input to TIN3 (TAUJ23). Selection of TIN3 input signal (TAUJ23)	21-10	[21.9.1 Timer Input Function Selection Register (SELCNT)] [Bit Position 7, 6: ISEL31, ISEL30] Specify the signal input to TIN3 (TAUJ2 ch3). Selection of TIN3 input signal (TAUJ ch3)	
	[Bit Position 5, 4: ISEL21, ISEL20] Specify the signal input to TIN2 (TAUJ22). Selection of TIN2 input signal (TAUJ22)		[Bit Position 5, 4: ISEL21, ISEL20] Specify the signal input to TIN2 (TAUJ2 ch2). Selection of TIN2 input signal (TAUJ ch2)	

No. 256 21.9.1 Timer Input Function Selection Register (SELCNT)

Names of TAUJ channels modified.

	V8.00		V9.00	
Page	Description	Page	Description	
21-11	[21.9.1 Timer input function selection register (SELCNT)] [Bit Position 3, 2: ISEL11, ISEL10] Specify the signal input to TIN1 (TAUJ21). Selection of TIN1 input signal (TAUJ21)	21-11	[21.9.1 Timer Input Function Selection Register (SELCNT)] [Bit Position 3, 2: ISEL11, ISEL10] Specify the signal input to TIN1 (TAUJ2 ch1). Selection of TIN1 input signal (TAUJ ch1)	
	[Bit Position 1, 0: ISEL01, ISEL00] Specify the signal input to TIN0 (TAUJ2). Selection of TIN0 input signal (TAUJ2)		[Bit Position 1, 0: ISEL01, ISEL00] Specify the signal input to TIN0 (TAUJ2 ch0). Selection of TIN0 input signal (TAUJ ch0)	

No. 257 21.9.2 Timer Trigger Source Registers (TMTFR0 to TMTFR03)

Names of interrupts corrected.

V8.00		V9.00	
Page	Description	Page	Description
21-12	[21.9.2 Timer trigger source registers (TMTFR0 to TMTFR03)] - IFC6 to IFC0=70H: CC-Link IE Field Network UDL WDTZ interrupt - IFC6 to IFC0=78H:CC-Link slave RFSTB interrupt - IFC6 to IFC0=79H: CC-Link slave MON3 interrupt	21-15	[21.9.2 Timer Trigger Source Registers (TMTFR0 to TMTFR03)] - IFC6 to IFC0=70H: CC-Link IE Field WDTZ interrupt - IFC6 to IFC0=78H: CC-Link REFSTB interrupt - IFC6 to IFC0=79H: CC-Link MON3 interrupt



No. 258 21.10.1 Noise Filter Setting Registers 0 to 3 (NFC0 to NFC3)

Descriptions of bits 15-14, 13-12, 1-0 modified.

	V8.00		V9.00	
Page	Description	Page	Description	
21-17	[21.10.1 Noise filter setting registers 0 to 3 (NFC0 to NFC3)] [Bit Position 15, 14: NFPET11, NFPET10] Specify the number of cycles of the internal system clock at which the ETH1_GE_INT input is sampled to filter noise. [Bit Position 13, 12: NFPET01, NFPET00] Specify the number of cycles of the internal system clock at which the ETH0_GE_INT input is sampled to filter noise. [Bit Position 1, 0: NFPNM1, NFPNM0] Crossify the number of the internal system clock at which the NMI input is compled	21-17	[21.10.1 Noise Filter Setting Registers 0 to 3 (NFC0 to NFC3)] [Bit Position 15, 14: NFPET11, NFPET10] Specify the number of noise filter stages for the Ethernet 1 PHY interrupt signal (ETH1_GE_INT) input based on the number of cycles of the internal system clock. [Bit Position 13, 12: NFPET01, NFPET00] Specify the number of noise filter stages for the Ethernet 0 PHY interrupt signal (ETH0_GE_INT) input based on the number of cycles of the internal system clock. [Bit Position 13, 12: NFPET01, NFPET00] Specify the number of noise filter stages for the Ethernet 0 PHY interrupt signal (ETH0_GE_INT) input based on the number of cycles of the internal system clock. [Bit Position 1, 0: NFPNM1, NFPNM0] Constitute number of noise filter stages for the 2 NML input based on the number of cycles of the internal system clock.	
	[Bit Position 1, 0: NFPNM1, NFPNM0] Specify the number of cycles of the internal system clock at which the NMI input is sampled to filter noise.		[Bit Position 1, 0: NFPNM1, NFPNM0] Specify the number of noise filter stages for the NMI input based on the number of cyu the internal system clock.	

No. 259 21.11 External Interrupt Mode Registers 0, 1, 2 (INTM0, INTM1, INTM2)

Section numbering scheme changed. Interrupt signals added.

V8.00		V9.00	
Page	Description	Page	Description
21-21	[21.10.3 External interrupt mode registers 0, 1, 2 (INTM0, INTM1, INTM2)] These registers are used to specify the trigger mode for the external interrupt requests input via external pins (NMIZ and INTPZ0 to INTPZ28).	21-21	[21.11 External Interrupt Mode Registers 0, 1, 2 (INTM0, INTM1, INTM2)] These registers are used to specify the trigger mode for the external interrupt requests input via external pins (NMIZ and INTPZ0 to INTPZ28, ETH1_GE_INT, ETH0_GE_INT).

No. 260 21.11 External Interrupt Mode Registers 0, 1, 2 (INTM0, INTM1, INTM2)

Names of interrupt signals modified.

V8.00		V9.00	
Page	Description	Page	Description
21-21	[21.10.3 External interrupt mode registers 0, 1, 2 (INTM0, INTM1, INTM2)] O INTM0: NMIZ, INTPHY1, INTPHY0	21-21	[21.11 External Interrupt Mode Registers 0, 1, 2 (INTM0, INTM1, INTM2)] O INTM0: NMIZ, ETH1_GE_INT, ETH0_GE_INT

No. 261 21.11 External Interrupt Mode Registers 0, 1, 2 (INTM0, INTM1, INTM2)

Names of interrupt signals modified. Notes deleted.

	V8.00		V9.00	
Page	Description	Page	Description	
21-22	[21.10.3 External interrupt mode registers 0, 1, 2 (INTM0, INTM1, INTM2)] [Bit Position 15, 14: ESE11, ESE10] Specify the trigger of INTPHY1 Trigger of INTPHY1 [Bit Position 13, 12: ESE01, ESE00] Specify the trigger of INTPHY0. Trigger of INTPHY0 Notes 1. If the active level (low) is input to the INTPZ0 to INTPZ28 pins, the input signal is judged as a successive pulse whose level toggles each time the internal system bus clock (HCLK) rises and an interrupt request is generated. HCLK, which is used to sample external interrupts, does not stop even in standby mode. 2. When the low level of NMIZ is detected, the inverted signal of the NMIZ pin is connected to the interrupt controller.	21-22	[21.11 External Interrupt Mode Registers 0, 1, 2 (INTM0, INTM1, INTM2)] [Bit Position 15, 14: ESE11, ESE10] Specify the trigger of Ethernet 1 PHY interrupt signal (ETH1_GE_INT). Trigger of ETH1_GE_INT [Bit Position 13, 12: ESE01, ESE00] Specify the trigger of Ethernet 0 PHY interrupt signal (ETH0_GE_INT). Trigger of ETH0_GE_INT (No entry)	

No. 262 21.12.2 Trigger-Synchronous Port Source Registers (RP0TFR to RP3TFR)

Names of interrupts corrected.

V8.00		V9.00	
Page	Description	Page	Description
21-29	[21.11.2 Trigger-synchronous port source registers (RP0TFR to RP3TFR)] - IFC6 to IFC0=70H: CC-Link IE Field Network UDL WDTZ interrupt - IFC6 to IFC0=78H: CC-Link slave RFSTB interrupt - IFC6 to IFC0=79H: CC-Link slave MON3 interrupt	21-29	[21.12.2 Trigger-Synchronous Port Source Registers (RP0TFR to RP3TFR)] - IFC6 to IFC0=70H: CC-Link IE Field WDTZ interrupt - IFC6 to IFC0=78H: CC-Link REFSTB interrupt - IFC6 to IFC0=79H: CC-Link MON3 interrupt

No. 263 21.14 CPU Bus Operating Mode Register (CPUBUSMD)

Section numbering scheme changed.

V8.00		V9.00		
	Page	Description	Page	Description
	21-31	[21.12 CPU Bus Operating Mode Register (CPUBUSMD)]	21-31	[21.14 CPU Bus Operating Mode Register (CPUBUSMD)]


No. 264 21.15 SRAM Bridge Select Register (SRAMBRSEL)

Sub-Section [21.15 SRAM Bridge Select Register (SRAMBRSEL)] added.

V8.00		V9.00	
Page	Description	Page	Description
_	(No entry)	21-32	[21.15 SRAM Bridge Select Register (SRAMBRSEL)]


No. 265 22.1 JTAG interface

I/O arrow modified.



No. 266 22.1 JTAG interface


I/O arrow modified.





No. 267 22.1 JTAG interface

I/O arrow modified.



No. 268 22.1 JTAG interface

Note deleted.

V8.00		V9.00	
Page	Description	Page	Description
22-3	[22.1 JTAG interface] Note: Input "Low" to the JTAGSEL pin. When "High" is input, the system is set to boundary scan mode.	22-3	[22.1 JTAG interface] (No entry)